|
S9S12G128F0CLF Datasheet, PDF (442/1158 Pages) Freescale Semiconductor, Inc – MC9S12G Family Reference Manual | |||
|
◁ |
Analog-to-Digital Converter (ADC12B16CV2)
⢠Automatic return to low power after conversion sequence
⢠Automatic compare with interrupt for higher than or less/equal than programmable value
⢠Programmable sample time.
⢠Left/right justiï¬ed result data.
⢠External trigger control.
⢠Sequence complete interrupt.
⢠Analog input multiplexer for 8 analog input channels.
⢠Special conversions for VRH, VRL, (VRL+VRH)/2 and ADC temperature sensor.
⢠1-to-16 conversion sequence lengths.
⢠Continuous conversion mode.
⢠Multiple channel scans.
⢠Conï¬gurable external trigger functionality on any AD channel or any of four additional trigger
inputs. The four additional trigger inputs can be chip external or internal. Refer to device
speciï¬cation for availability and connectivity.
⢠Conï¬gurable location for channel wrap around (when converting multiple channels in a sequence).
14.1.2 Modes of Operation
14.1.2.1 Conversion Modes
There is software programmable selection between performing single or continuous conversion on a
single channel or multiple channels.
14.1.2.2 MCU Operating Modes
⢠Stop Mode
Entering Stop Mode aborts any conversion sequence in progress and if a sequence was aborted
restarts it after exiting stop mode. This has the same effect/consequences as starting a conversion
sequence with write to ATDCTL5. So after exiting from stop mode with a previously aborted
sequence all ï¬ags are cleared etc.
⢠Wait Mode
ADC12B16C behaves same in Run and Wait Mode. For reduced power consumption continuous
conversions should be aborted before entering Wait mode.
⢠Freeze Mode
In Freeze Mode the ADC12B16C will either continue or ï¬nish or stop converting according to the
FRZ1 and FRZ0 bits. This is useful for debugging and emulation.
MC9S12G Family Reference Manual, Rev.1.10
442
Freescale Semiconductor
|
▷ |