English
Language : 

S9S12G128F0CLF Datasheet, PDF (1084/1158 Pages) Freescale Semiconductor, Inc – MC9S12G Family Reference Manual
Electrical Characteristics
This constraint exists since the sample buffer amplifier can not drive beyond the power supply levels that
it ties to. If the input level goes outside of this range it will effectively be clipped.
Table A-14. ADC Operating Characteristics
Supply voltage 3.13 V < VDDA < 5.5 V, -40oC < TJ < 150oC
Num C
Rating
Symbol
Min
Typ
Max
Unit
1 D Reference potential
Low
High
VRL
VSSA
—
VDDA/2
V
VRH
VDDA/2
—
VDDA
V
2 D Voltage difference VDDX to VDDA
∆VDDX
–2.35
0
0.1
V
3 D Voltage difference VSSX to VSSA
4 C Differential reference voltage1
∆VSSX
–0.1
0
VRH-VRL
3.13
5.0
0.1
V
5.5
V
5 C ADC Clock Frequency (derived from bus clock via the
0.25
prescaler bus)
fADCCLk
8.0
MHz
ADC Conversion Period2
12 bit resolution:
8 D 10 bit resolution:
8 bit resolution:
NCONV12
20
NCONV10
19
NCONV8
17
42
ADC
41
clock
39
Cycles
1 Full accuracy is not guaranteed when differential voltage is less than 4.50 V
2 The minimum time assumes a sample time of 4 ADC clock cycles. The maximum time assumes a sample time of 24 ADC
clock cycles and the discharge feature (SMP_DIS) enabled, which adds 2 ADC clock cycles.
A.4.2 Factors Influencing Accuracy
Source resistance, source capacitance and current injection have an influence on the accuracy of the ADC.
A further factor is that PortAD pins that are configured as output drivers switching.
A.4.2.1 Port AD Output Drivers Switching
PortAD output drivers switching can adversely affect the ADC accuracy whilst converting the analog
voltage on other PortAD pins because the output drivers are supplied from the VDDA/VSSA ADC supply
pins. Although internal design measures are implemented to minimize the affect of output driver noise, it
is recommended to configure PortAD pins as outputs only for low frequency, low load outputs. The impact
on ADC accuracy is load dependent and not specified. The values specified are valid under condition that
no PortAD output drivers switch during conversion.
A.4.2.2 Source Resistance
Due to the input pin leakage current as specified in conjunction with the source resistance there will be a
voltage drop from the signal source to the ADC input. The maximum source resistance RS specifies results
in an error (10-bit resolution) of less than 1/2 LSB (2.5 mV) at the maximum leakage current. If device or
operating conditions are less than worst case or leakage-induced error is acceptable, larger values of source
resistance of up to 10Kohm are allowed.
1084
MC9S12G Family Reference Manual, Rev.1.10
Freescale Semiconductor