 English |
|
|
|
|
|
|
|
| K4Y50164UC Datasheet, PDF (9/76 Pages) Samsung semiconductor – 512Mbit XDR TM DRAM(C-die) | |||
| |||
| ◁ |
K4Y50164UC
K4Y50084UC
K4Y50044UC
K4Y50024UC
XDRTM DRAM
The following table shows the pin assignment of 512Mb x2 XDR DRAM Package. The mechanical dimensions of this package are
shown on page 72. Note - Pin #1 is at the A1 postion.
Table 1- 4: x2 Package Pinout(Top View) : 104ball FBGA Package
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
Top View
RSRV
RSRV
RSRV
RSRV
VDD
GND
DQ0
DQN0
RSRV
RSRV
GND
VTERM
SDO
RST
GND
VDD
GND
GND
VDD
RSRV
RSRV
RSRV
RSRV
A
GND
VDD
RSRV
RSRV
RSRV
RSRV
B
VTERM
GND
RQ0
GND
SDI
C
VDD
RQ2
RQ1
VDD
VDD
RQ3
RQ4
VDD
D
GND
RQ5
VREF
GND
VDD
RSRV
RSRV
GND
E
VDD
GND
VDD
RQ6
RQ7
VDD
VDD
RQ8
RQ9
GND
GND
SCK
CMD
VDD
GND
DQ1
DQN1
RSRV
RSRV
GND
VTERM
RSRV
RSRV
RSRV
RSRV
VDD
GND
GND
VDD
F
GND
CFMN
CFM
VDD
G
GND
RQ11
RQ10
GND
H
VTERM
GND
VDD
VDD
VDD
J
GND
VDD
RSRV
RSRV
RSRV
RSRV
K
GND
VDD
RSRV
RSRV
RSRV
RSRV
L
ROW
COL
SSAAMMSUSNUGNG 520404001
KK44YYR55001016274UUMC - PJCCCB43
The pin #1(ROW1, COLA) is located at the A1
position on the top side and the A1 position is
marked by the marker â â.
9 of 76
Top View
Chip
Rev. 1.1 August 2006
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese