English
Language : 

HD64F3642AHV Datasheet, PDF (103/551 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents
Section 4 Clock Pulse Generators
Section 4 Clock Pulse Generators
4.1 Overview
Clock oscillator circuitry (CPG: clock pulse generator) is provided on-chip, including both a
system clock pulse generator and a subclock pulse generator. The system clock pulse generator
consists of a system clock oscillator and system clock dividers. The subclock pulse generator
consists of a subclock oscillator circuit and a subclock divider.
4.1.1 Block Diagram
Figure 4.1 shows a block diagram of the clock pulse generators.
OSC1
OSC2
X1
X2
System clock φOSC System clock
oscillator
divider (1/2)
(f OSC)
System clock pulse generator
Subclock
oscillator
φ W Subclock
divider
(fW) (1/2, 1/4, 1/8)
φOSC/2
φOSC/128
System clock
divider
φOSC/64
(1/64, 1/32, φOSC/32
1/16, 1/8) φOSC/16
φ W/2
φ W/4
φ W/8
φ
Prescaler S
(13 bits)
φ SUB
Subclock pulse generator
Prescaler W
(5 bits)
Figure 4.1 Block Diagram of Clock Pulse Generators
φ/2
to
φ/8192
φW /2
φW /4
φW /8
to
φW /128
4.1.2 System Clock and Subclock
The basic clock signals that drive the CPU and on-chip peripheral modules are φ and φSUB. Four of
the clock signals have names: φ is the system clock, φSUB is the subclock, φOSC is the oscillator
clock, and φW is the watch clock.
The clock signals available for use by peripheral modules are φ/2, φ/4, φ/8, φ/16, φ/32, φ/64,
φ/128, φ/256, φ/512, φ/1024, φ/2048, φ/4096, φ/8192, φW/2, φW/4, φW/8, φW/16, φW/32, φW/64, and
φW/128. The clock requirements differ from one module to another.
Rev. 6.00 Sep 12, 2006 page 81 of 526
REJ09B0326-0600