MC68HC08AZ32A Datasheet, PDF (241/456 Pages) Motorola, Inc – HCMOS Microcontroller Unit

Freescale Semiconductor, Inc.
Serial Peripheral Interface (SPI)
Transmission Formats
BYTE 1
SPI RECEIVE 1
COMPLETE
SPRF
BYTE 2
5
BYTE 3
7
BYTE 4
11
OVRF
READ SPSCR
2
4
6
9
12
14
READ SPDR
3
8
10
13
1 BYTE 1 SETS SPRF BIT.
8 CPU READS BYTE 2 IN SPDR,
2 CPU READS SPSCR WITH SPRF BIT SET
CLEARING SPRF BIT.
AND OVRF BIT CLEAR.
9 CPU READS SPSCR AGAIN
3 CPU READS BYTE 1 IN SPDR,
TO CHECK OVRF BIT.
CLEARING SPRF BIT.
10 CPU READS BYTE 2 SPDR,
4 CPU READS SPSCR AGAIN
CLEARING OVRF BIT.
TO CHECK OVRF BIT.
11 BYTE 4 SETS SPRF BIT.
5 BYTE 2 SETS SPRF BIT.
12 CPU READS SPSCR.
6
CPU READS SPSCR WITH SPRF BIT SET
AND OVRF BIT CLEAR.
13 ^{CPU READS BYTE 4 IN SPDR,}
CLEARING SPRF BIT.
7 BYTE 3 SETS OVRF BIT. BYTE 3 IS LOST. _{14 CPU READS SPSCR AGAIN}
TO CHECK OVRF BIT.
Figure 16-8. Clearing SPRF When OVRF Interrupt is Not Enabled
16.6.7 Mode Fault Error
For the MODF flag to be set, the mode fault error enable bit (MODFEN)
must be set. Clearing the MODFEN bit does not clear the MODF flag but
does prevent MODF from being set again after MODF is cleared.
MODF generates a receiver/error CPU interrupt request if the error
interrupt enable bit (ERRIE) is also set. The SPRF, MODF, and OVRF
interrupts share the same CPU interrupt vector. MODF and OVRF can
generate a receiver/error CPU interrupt request. See Figure 16-9. It is
not possible to enable only MODF or OVRF to generate a receiver/error
CPU interrupt request. However, leaving MODFEN low prevents MODF
from being set.
MC68HC08AZ32A — Rev 1.0
MOTOROLA
Serial Peripheral Interface (SPI)
For More Information On This Product,
Go to: www.freescale.com
Technical Data
241