MC68HC08GZ32 Datasheet, PDF (59/320 Pages) Freescale Semiconductor, Inc – Microcontrollers

Functional Description
Table 4-3 provides numeric examples (register values are in hexadecimal notation):
f_BUS
500 kHz
1.25 MHz
2.0 MHz
2.5 MHz
3.0 MHz
4.0 MHz
5.0 MHz
7.0 MHz
8.0 MHz
Table 4-3. Numeric Example
f_RCLK
N
1 MHz
002
1 MHz
005
1 MHz
008
1 MHz
00A
1 MHz
00C
1 MHz
010
1 MHz
014
1 MHz
01C
1 MHz
020
E
L
0
1B
0
45
0
70
1
45
1
53
1
70
2
46
2
62
2
70
4.3.7 Special Programming Exceptions
The programming method described in 4.3.6 Programming the PLL does not account for two possible
exceptions. A value of 0 for N or L is meaningless when used in the equations given. To account for these
exceptions:
• A 0 value for N is interpreted exactly the same as a value of 1.
• A 0 value for L disables the PLL and prevents its selection as the source for the base clock.
See 4.3.8 Base Clock Selector Circuit.
4.3.8 Base Clock Selector Circuit
This circuit is used to select either the crystal clock, CGMXCLK, or the VCO clock, CGMVCLK, as the
source of the base clock, CGMOUT. The two input clocks go through a transition control circuit that waits
up to three CGMXCLK cycles and three CGMVCLK cycles to change from one clock source to the other.
During this time, CGMOUT is held in stasis. The output of the transition control circuit is then divided by
two to correct the duty cycle. Therefore, the bus clock frequency, which is one-half of the base clock
frequency, is one-fourth the frequency of the selected clock (CGMXCLK or CGMVCLK).
The BCS bit in the PLL control register (PCTL) selects which clock drives CGMOUT. The VCO clock
cannot be selected as the base clock source if the PLL is not turned on. The PLL cannot be turned off if
the VCO clock is selected. The PLL cannot be turned on or off simultaneously with the selection or
deselection of the VCO clock. The VCO clock also cannot be selected as the base clock source if the
factor L is programmed to a 0. This value would set up a condition inconsistent with the operation of the
PLL, so that the PLL would be disabled and the crystal clock would be forced as the source of the base
clock.
4.3.9 CGM External Connections
In its typical configuration, the CGM requires external components. Five of these are for the crystal
oscillator and two or four are for the PLL.
MC68HC08GZ32 Data Sheet, Rev. 3
Freescale Semiconductor
59