|
EP2SGX30C Datasheet, PDF (23/314 Pages) Altera Corporation – Stratix II GX Device | |||
|
◁ |
Stratix II GX Architecture
â Lane deskew
â Rate matcher
â 8B/10B decoder
â Byte deserializer
â Byte ordering
â Receiver phase compensation FIFO buffer
Receiver Input Buffer
The Stratix II GX receiver input buffer supports the 1.2-V and 1.5-V
PCML I/O standard at rates up to 6.375 Gbps. The common mode voltage
of the receiver input buffer is programmable between 0.85 V and 1.2 V.
You must select the 0.85 V common mode voltage for AC- and
DC-coupled PCML links and the 1.2 V common mode voltage for
DC-coupled LVDS links.
The receiver has programmable on-chip 100-, 120-, or 150-Ω differential
termination for different protocols, as shown in Figure 2â12. The
receiverâs internal termination can be disabled if external terminations
and biasing are provided. The receiver and transmitter differential
termination resistances can be set independently of each other.
Figure 2â12. Receiver Input Buffer
Input
Pins
Programmable
Termination
Programmable
Equalizer
Differential
Input
Buffer
Programmable Termination
The programmable termination can be statically set in the Quartus II
software. Figure 2â13 shows the setup for programmable receiver
termination. The termination can be disabled if external termination is
provided.
Altera Corporation
October 2007
2â15
Stratix II GX Device Handbook, Volume 1
|
▷ |