English
Language : 

EP2SGX30C Datasheet, PDF (222/314 Pages) Altera Corporation – Stratix II GX Device
Operating Conditions
Table 4–40. SSTL-2 Class I and II Differential Specifications
Symbol
Parameter
VCCIO
Output supply voltage
VSWING (DC) DC differential input voltage
VX (AC)
AC differential input cross
point voltage
VSWING (AC) AC differential input voltage
VISO
Input clock signal offset
voltage
ΔVISO
Input clock signal offset
voltage variation
VOX (AC)
AC differential output cross
point voltage
Conditions Minimum
2.375
0.36
(VCCIO/2) – 0.2
0.7
(VCCIO/2) – 0.2
Typical
2.5
0.5 VCCIO
200
Maximum Unit
2.625
V
V
(VCCIO/2) + 0.2 V
V
V
mV
(VCCIO/2) + 0.2 V
Note to Table 4–39:
(1) This specification is supported across all the programmable drive settings available for this I/O standard as shown
in the Stratix II GX Architecture chapter in volume 1 of the Stratix II GX Device Handbook.
Table 4–41. 1.2-V HSTL Specifications
Symbol
Parameter
Conditions
VCCIO Output supply voltage
VREF Reference voltage
VIH (DC) High-level DC input voltage
VIL (DC) Low-level DC input voltage
VIH (AC) High-level AC input voltage
VIL (AC) Low-level AC input voltage
VOH
High-level output voltage IOH = 8 mA
VOL
Low-level output voltage IOH = –8 mA
Minimum
1.14
0.48 VCCIO
VREF + 0.08
–0.15
VREF + 0.15
–0.24
VREF + 0.15
–0.15
Typical
1.2
0.5 VCCIO
Maximum
1.26
0.52 VCCIO
VCCIO + 0.15
VREF – 0.08
VCCIO + 0.24
VREF – 0.15
VCCIO + 0.15
VREF – 0.15
Unit
V
V
V
V
V
V
V
V
4–52
Stratix II GX Device Handbook, Volume 1
Altera Corporation
October 2007