XQ2V1000_1 Datasheet, PDF (41/134 Pages) Xilinx, Inc – QPro Virtex-II 1.5V Platform FPGAs

R
QPro Virtex-II 1.5V Platform FPGAs
Active Interconnect Technology
Local and global Virtex-II routing resources are optimized
for speed and timing predictability, as well as to facilitate IP
cores implementation. Virtex-II Active Interconnect
Technology is a fully buffered programmable routing matrix.
All routing resources are segmented to offer the advantages
of a hierarchical solution. Virtex-II logic features like CLBs,
IOBs, block RAM, multipliers, and DCMs are all connected
to an identical switch matrix for access to global routing
resources, as shown in Figure 48.
X-Ref Target - Figure 48
Each Virtex-II device can be represented as an array of
switch matrices with logic blocks attached, as illustrated in
Figure 49.
Place-and-route software takes advantage of this regular
array to deliver optimum system performance and fast
compile times. The segmented routing resources are
essential to guarantee IP cores portability and to efficiently
handle an incremental design flow that is based on modular
implementations. Total design time is reduced due to fewer
and shorter design iterations.
Switch
Matrix
CLB
Switch
Matrix
X-Ref Target - Figure 49
Switch
IOB
Matrix
Switch
Matrix
DCM
Switch
Matrix
Switch
Matrix
Switch
Matrix
18Kb
BRAM
MULT
18 x 18
DS031_55_101000
Figure 48: Active Interconnect Technology
Switch
Matrix
IOB
Switch
Matrix
IOB
Switch
Matrix
IOB
Switch
Matrix
DCM
Switch
Matrix
Switch
Matrix
IOB
Switch
Matrix
CLB
Switch
Matrix
CLB
Switch
Matrix
Switch
Matrix
Switch
Matrix
IOB
Switch
Matrix
CLB
Switch
Matrix
CLB
Switch
Matrix
Switch
Matrix
Switch
Matrix
IOB
Switch
Matrix
CLB
Switch
Matrix
CLB
Switch
Matrix
Switch
Matrix
Switch
Matrix
IOB
Switch
Matrix
CLB
Switch
Matrix
CLB
Switch
Matrix
Switch
Matrix
Figure 49: Routing Resources
DS031_34_110300
DS122 (v2.0) December 21, 2007
www.xilinx.com
Product Specification
41