PIC18F6585 Datasheet, PDF(7/496 Page) Microchip Technology – 64/68/80-Pin High-Performance, 64-Kbyte Enhanced Flash Microcontrollers with ECAN Module

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

PIC18F6585 Datasheet, PDF (7/496 Pages) Microchip Technology – 64/68/80-Pin High-Performance, 64-Kbyte Enhanced Flash Microcontrollers with ECAN Module

◁

Pin Diagrams (Continued)

80-Pin TQFP

PIC18F6585/8585/6680/8680

RH2/A18

RH3/A19

RE1/WR/AD9

RE0/RD/AD8

RG0/CANTX1

RG1/CANTX2

RG2/CANRX

RG3

RG5/MCLR/VPP

RG4/P1D

VSS

VDD

RF7/SS

RF6/AN11/C1IN-

RF5/AN10/C1IN+/CVREF

RF4/AN9/C2IN-

RF3/AN8/C2IN+

RF2/AN7/C1OUT

RH7/AN15/P1B(3)

RH6/AN14/P1C(3)

80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61

1

60

2

59

3

58

4

57

5

56

6

55

7

54

8

53

9

52

10

PIC18F8X8X

51

11

50

12

49

13

48

14

47

15

46

16

45

17

44

18

43

19

42

20

41

21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

RJ2/WRL

RJ3/WRH

RB0/INT0

RB1/INT1

RB2/INT2

RB3/INT3/CCP2(2)

RB4/KBI0

RB5/KBI1/PGM

RB6/KBI2/PGC

VSS

OSC2/CLKO/RA6

OSC1/CLKI

VDD

RB7/KBI3/PGD

RC5/SDO

RC4/SDI/SDA

RC3/SCK/SCL

RC2/CCP1/P1A

RJ7/UB

RJ6/LB

Note 1: PSP is available only in Microcontroller mode.

2: CCP2 pin placement depends on CCP2MX and Processor mode settings.

3: P1B and P1C pin placement depends on ECCPMX setting.

ï£© 2004 Microchip Technology Inc.

DS30491C-page 5

▷