English
Language : 

PIC18F6585 Datasheet, PDF (47/496 Pages) Microchip Technology – 64/68/80-Pin High-Performance, 64-Kbyte Enhanced Flash Microcontrollers with ECAN Module
PIC18F6585/8585/6680/8680
TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)
Register
Applicable Devices
Power-on Reset,
Brown-out Reset
MCLR Resets
WDT Reset
RESET Instruction
Stack Resets
Wake-up via WDT
or Interrupt
B3D4(7)
B3D3(7)
B3D2(7)
B3D1(7)
B3D0(7)
B3DLC(7)
B3EIDL(7)
B3EIDH(7)
B3SIDL(7)
B3SIDH(7)
B3CON(7)
B2D7(7)
B2D6(7)
B2D5(7)
B2D4(7)
B2D3(7)
B2D2(7)
B2D1(7)
B2D0(7)
B2DLC(7)
B2EIDL(7)
B2EIDH(7)
B2SIDL(7)
B2SIDH(7)
B2CON(7)
B1D7(7)
B1D6(7)
B1D5(7)
B1D4(7)
B1D3(7)
B1D2(7)
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
PIC18F6X8X PIC18F8X8X
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
-xxx xxxx
xxxx xxxx
xxxx xxxx
xxxx x-xx
xxxx xxxx
0000 0000
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
-xxx xxxx
xxxx xxxx
xxxx xxxx
xxxx x-xx
xxxx xxxx
0000 0000
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
-uuu uuuu
uuuu uuuu
uuuu uuuu
uuuu u-uu
uuuu uuuu
0000 0000
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
-uuu uuuu
uuuu uuuu
uuuu uuuu
uuuu u-uu
uuuu uuuu
0000 0000
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
-uuu uuuu
uuuu uuuu
uuuu uuuu
uuuu u-uu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
-uuu uuuu
uuuu uuuu
uuuu uuuu
uuuu u-uu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
Legend: u = unchanged, x = unknown, - = unimplemented bit, read as ‘0’, q = value depends on condition.
Shaded cells indicate conditions do not apply for the designated device.
Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the
interrupt vector (0008h or 0018h).
3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are
updated with the current value of the PC. The STKPTR is modified to point to the next location in the
hardware stack.
4: See Table 3-2 for Reset value for specific condition.
5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other
oscillator modes, they are disabled and read ‘0’.
6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they read ‘0’.
7: This register reads all ‘0’s until ECAN is set up in Mode 1 or Mode 2.
 2004 Microchip Technology Inc.
DS30491C-page 45