SDA55XX Datasheet, PDF (20/230 Pages) Infineon Technologies AG – Preliminary & Confidential

SDA 55xx
Preliminary & Confidential
Package and Pinning
2.2
Additional Pins or Functions for ROMless Version
6\PERO
$$
$$
3 3 3
''
6723
)XQFWLRQ
Type Additional reference
O
Available:
MQFP100,
PLCC84
Address bus for external program memory or data RAM
Type Additional reference
I/O
Available:
MQFP100,
PLCC84
After power-on P4.0, P4.1, P4.4 work as additional address
lines A17...A19.
In port mode, these port lines act as bidirectional I/O port with
internal pull-up resistors. Port pins that have ’1’ written to them
are pulled high by the internal pull-up resistors and in that state
can be used as inputs.
Type Additional reference
I/O
Data bus for external memory or data RAM
Available:
MQFP100,
PLCC84
Type Additional reference
I
Available:
MQFP100
2&)
STOP
Emulation control line; Driving a low level during the input
phase freezes the real time relevant internal peripherals such
as timers and interrupt controller.
Type Additional reference
O
Available:
MQFP100
(1(
Opcode Fetch
Emulation control line; A high level driven by the controller
during output phase indicates the beginning of a new
instruction.
Type Additional reference
I
Available:
MQFP100
Enable Emulation
Only if this pin is set to zero externally, STOP and OCF are
operational. ENE has an internal pull-up resistor which switches
automatically to non-emulation mode if ENE is not connected.
Semiconductor Group
20
User’s Manual July 99