TLK3132 Datasheet, PDF (78/103 Pages) Texas Instruments – 2-Channel Multi-Rate Transceiver

TLK3132
2-Channel Multi-Rate Transceiver
SLLS956 – DECEMBER 2008
www.ti.com
4.11 HSTL Output Switching Characteristics (DDR Timing Mode Only)
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
t_setup
RXDATA setup prior to
Source Centered, See Figure 4-5.
RXCLK transition high or low Note: C_load = 10 pF, using timing reference of
VDDQ/2
t_hold RXDATA hold after RXCLK Source Centered, See Figure 4-5.
transition high or low
Note: C_load = 10 pF, using timing reference of
VDDQ/2
T_duty RXCLK Duty Cycle
Source Centered and Source Aligned.
Note: C_load = 10 pF, using timing reference of
VDDQ/2.
t_period
T_freq
T_pd
RXCLK Period
RXCLK Frequency
RXCLK rising or falling to
RXDATA valid.
Source Centered and Source Aligned
Source Centered and Source Aligned
Source Aligned, See Figure 4-6.
Note: C_load = 10 pF, using timing reference of
VDDQ/2
(1) In TBID/NBID Modes Only, the maximum allowed RXCLK period is 33.33 ns.
(2) In TBID/NBID Modes Only, the minimum allowed RXCLK frequency is 30 MHz.
MIN NOM
0.15 × t_period
MAX UNIT
ps
0.15 × t_period
ps
45%
55%
6.25
60 ⁽²⁾
–0.10 × t_period
16.67 ⁽¹⁾
160
0.10 × t_period
ns
MHz
ps
RXCLK
t_PERIOD
V_OH(ac)
VDDQ/2
V_OL(ac)
t_SETUP
t_HOLD
t_SETUP
t_HOLD
V_OH(ac)
RXDATA VDDQ/2
V_OL(ac)
Figure 4-5. HSTL (DDR Timing Mode Only) Source Centered Output Timing Requirements
RXCLK
V_OH(ac)
RXDATA VDDQ/2
V_OL(ac)
T_pd
T_pd
V_OH(ac)
VDDQ/2
V_OL(ac)
Figure 4-6. HSTL (DDR Timing Mode Only) Source Aligned Output Timing Requirements
78
Electrical Specifications
Submit Documentation Feedback