TLK3132 Datasheet, PDF (40/103 Pages) Texas Instruments – 2-Channel Multi-Rate Transceiver

TLK3132
2-Channel Multi-Rate Transceiver
SLLS956 – DECEMBER 2008
www.ti.com
BIT(s)
36865.15:14
36865.13:12
36865.7:6
36865.5:4
Table 2-34. SERDES_RATE_CONFIG_TX_RX
ADDRESS: 0x9001
DEFAULT: 0x0000
NAME
DESCRIPTION
RATE_0_TX
TX Ch 0 Operating rate
00 = Full rate (2 data samples/output per PLL output clock cycle)
01 = Half rate (1 data sample/output per PLL output clock cycle)
10 = Quarter rate (1 data sample/output per 2 PLL output clock cycle)
11 = Reserved
RATE_1_TX
TX Ch 1 Operating rate
00 = Full rate (2 data samples/output per PLL output clock cycle)
01 = Half rate (1 data sample/output per PLL output clock cycle)
10 = Quarter rate (1 data sample/output per 2 PLL output clock cycle)
11 = Reserved
RATE_0_RX
RX Ch 0 Operating rate
00 = Full rate (2 data samples/output per PLL output clock cycle)
01 = Half rate (1 data sample/output per PLL output clock cycle)
10 = Quarter rate (1 data sample/output per 2 PLL output clock cycle)
11 = Reserved
RATE_1_RX
RX Ch 1 Operating rate
00 = Full rate (2 data samples/output per PLL output clock cycle)
01 = Half rate (1 data sample/output per PLL output clock cycle)
10 = Quarter rate (1 data sample/output per 2 PLL output clock cycle)
11 = Reserved
Table 2-35. SERDES_RX0_CONFIG⁽¹⁾
BIT(s)
36866.15:12
36866.11:9
36866.8
36866.7:6
36866.5:4
36866.3:2
36866.1
36866.0
ADDRESS: 0x9002
DEFAULT: 0x0001
NAME
DESCRIPTION
EQUALIZER
Adaptive equalization control
0000 = Adaptive equalization disabled. Equalizer provides flat response at maximum
gain.
0001 = Full adaptive equalization
0010 to 1111 = Reserved
CDR
Clock data recovery algorithm selection
INVPAIR
1 = Inverts polarity of RXP and RXN
LOS
00 = Loss of signal detection disabled
01 = Reserved
10 = Loss of signal detection enabled with threshold in the range of 85-175 mVdfpp.
11 = Reserved.
ALIGN
Receiver symbol alignment selection
00 = Alignment disabled.
01 = Comma alignment enabled
10 = Symbol alignment will be performed by one bit position when this mode is
selected (i.e ALIGN changes from 00 to 10)
11= Reserved
TERM
Receive Termination selection
00 = Common point connected to VDDT (For DC Coupled Systems)
01 = Common point set to 0.8 VDDT (For AC Coupled Systems)
10 = Reserved
11 = Reserved
ENTEST
1= Enables test modes specified in TESTCFG (Register 0x9012)
ENRX
1 = Enables receiver
0 = Disables receiver
(1) These are SERDES receiver control bits for channel 0.
ACCESS
RW
RW
RW
RW
ACCESS
RW
RW
RW
RW
RW
RW
RW
RW
40
Detailed Description
Submit Documentation Feedback