TLK3132 Datasheet, PDF (23/103 Pages) Texas Instruments – 2-Channel Multi-Rate Transceiver

www.ti.com
2.7.6 REBI Mode (Reduced Eight Bit Interface)
TLK3132
2-Channel Multi-Rate Transceiver
SLLS956 – DECEMBER 2008
DATA CHANNEL
NUMBER
Channel 0
Channel 1
Table 2-8. REBI – Lane To Functional Pin Mapping
TRANSMIT DATA 4 BITS
(INPUT)
TXD_[3:0]
TXD_[11:8]
RECEIVE DATA 4 BITS
(OUTPUT)
RXD_[3:0]
RXD_[11:8]
TRANSMIT CLOCK
(INPUT)
TXCLK_[0]
TXCLK_[1]
RECEIVE CLOCK
(OUTPUT)
RXCLK_[0]
RXCLK_[1]
TXCLK_[0]
DDR Source Centered Timing
(Nibble Order = 1 Default)
TXCLK_[0]
DDR Source Centered Timing
(Nibble Order = 0)
TXD_[3:0]
Data0[3:0]
Data0[7:4]
TXD_[3:0]
Data0[7:4]
Data0[3:0]
RXCLK_[0]
RXD_[3:0]
TXCLK_[0]
TXD_[3:0]
Data0[3:0]
Data0[7:4]
DDR Source Aligned Timing
(Nibble Order = 1 Default)
Data0[3:0]
Data0[7:4]
RXCLK_[0]
RXD_[3:0]
Data0[7:4]
Data0[3:0]
TXCLK_[0]
TXD_[3:0]
DDR Source Aligned Timing
(Nibble Order = 0)
Data0[7:4]
Data0[3:0]
RXCLK_[0]
RXCLK_[0]
RXD_[3:0]
Data0[3:0]
Data0[7:4]
RXD_[3:0]
Data0[7:4]
Data0[3:0]
Figure 2-13. REBI – Individual Channel Byte Ordering – Channel 0 Example
Submit Documentation Feedback
Detailed Description
23