 English |
|
|
|
|
|
|
|
| HD6417751RBP240V Datasheet, PDF (52/1226 Pages) Renesas Technology Corp – Old Company Name in Catalogs and Other Documents | |||
| |||
| ◁ |
Item
Page
23.3.3 Bus Timing
Figure 23.34 (b)
Synchronous DRAM
Bus Cycle: Mode
Register Setting (SET)
1036
Revision (See Manual for Details)
Figure amended
CKIO
Bank
TRp1
tAD
Precharge-sel
Address
CSn
RD/WR
RAS
CASS
DQMn
D31âD0
(write)
BS
CKE
DACKn
tRWD
tRASD
tCASD
tDQMD
tWDD
tDACD
Figure 23.36 DRAM 1038
Bus Cycle (EDO Mode,
RCD [1:0]=00,
AnW[2:0]=000,
TRC[2:0]=001)
Title amended
Rev.4.00 Oct. 10, 2008 Page l of xcviii
REJ09B0370-0400
|
▷ |
German
Russian
Spanish
Italian
Polish
Chinese
Japanese
Korean
French
Portuguese