English
Language : 

EP3C5E144C8N Datasheet, PDF (298/348 Pages) Altera Corporation – Ability to disable external JTAG port
1–18
Chapter 1: Cyclone III Device Data Sheet
Switching Characteristics
High-Speed I/O Specifications
Table 1–26 through Table 1–31 list the high-speed I/O timing for Cyclone III devices.
For definitions of high-speed timing specifications, refer to “Glossary” on page 1–27.
Table 1–26. Cyclone III Devices RSDS Transmitter Timing Specifications (1), (2)
Symbol
Modes
C6
C7, I7
C8, A7
Unit
Min Typ Max Min Typ Max Min Typ Max
×10
10 — 180 10 — 155.5 10 — 155.5 MHz
fHSCLK
(input clock
frequency)
×8
10 — 180 10 — 155.5 10 — 155.5 MHz
×7
10 — 180 10 — 155.5 10 — 155.5 MHz
×4
10 — 180 10 — 155.5 10 — 155.5 MHz
×2
10 — 180 10 — 155.5 10 — 155.5 MHz
×1
10 — 360 10 — 311 10 — 311 MHz
×10
100 — 360 100 — 311 100 — 311 Mbps
×8
80 — 360 80 — 311 80 — 311 Mbps
Device operation in
Mbps
×7
70 — 360 70 — 311 70 — 311 Mbps
×4
40 — 360 40 — 311 40 — 311 Mbps
×2
20 — 360 20 — 311 20 — 311 Mbps
×1
10 — 360 10 — 311 10 — 311 Mbps
tDUTY
TCCS
—
45 — 55 45 — 55 45 — 55 %
—
— — 200 — — 200 — — 200 ps
Output jitter
(peak to peak)
—
— — 500 — — 500 — — 550 ps
tRISE
20 – 80%, CLOAD =
5 pF
— 500 — — 500 — — 500 — ps
tFALL
20 – 80%, CLOAD =
5 pF
— 500 — — 500 — — 500 — ps
tLOCK (3)
—
— — 1 — — 1 — — 1 ms
Notes to Table 1–26:
(1) Applicable for true RSDS and emulated RSDS_E_3R transmitter.
(2) True RSDS transmitter is only supported at output pin of Row I/O (Banks 1, 2, 5, and 6). Emulated RSDS transmitter is supported at the output
pin of all I/O banks.
(3) tLOCK is the time required for the PLL to lock from the end of device configuration.
Table 1–27. Cyclone III Devices Emulated RSDS_E_1R Transmitter Timing Specifications (1) (Part 1 of 2)
Symbol
fHSCLK (input
clock
frequency)
Modes
×10
×8
×7
×4
×2
×1
C6
C7, I7
C8, A7
Unit
Min Typ Max Min Typ Max Min Typ Max
10
—
85
10 —
85 10 — 85
MHz
10
—
85
10 —
85 10 — 85
MHz
10
—
85
10 —
85 10 — 85
MHz
10
—
85
10 —
85 10 — 85
MHz
10
—
85
10 —
85 10 — 85
MHz
10
— 170 10 — 170 10 — 170 MHz
Cyclone III Device Handbook
Volume 2
December 2011 Altera Corporation