EP3C5E144C8N Datasheet, PDF(110/348 Page) Altera Corporation – Ability to disable external JTAG port

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

EP3C5E144C8N Datasheet, PDF (110/348 Pages) Altera Corporation – Ability to disable external JTAG port

◁

6â12

Chapter 6: I/O Features in the Cyclone III Device Family

I/O Standards

Table 6â4 lists I/O standards supported by the Cyclone III device family and which

I/O pins support them.

Table 6â4. Cyclone III Device Family Supported I/O Standards and Constraints (Part 1 of 2)

I/O Standard

VCCIO Level (in V)

Type

Standard

Support

Input

Output

3.3-V LVTTL,

3.3-V LVCMOS (1)

Single-ended

JESD8-B

3.3/3.0/2.5

(2)

3.3

3.0-V LVTTL,

3.0-V LVCMOS (1)

Single-ended

JESD8-B

3.3/3.0/2.5

(2)

3.0

2.5-V LVTTL /

LVCMOS

Single-ended

JESD8-5

3.3/3.0/2.5

(2)

2.5

1.8-V LVTTL /

LVCMOS

Single-ended JESD8-7 1.8/1.5 (2)

1.8

1.5-V LVCMOS

Single-ended JESD8-11 1.8/1.5 (2)

1.5

1.2-V LVCMOS

Single-ended JESD8-12A

1.2

1.2

SSTL-2 Class I,

SSTL-2 Class II

Voltage

referenced

JESD8-9A

2.5

2.5

SSTL-18 Class I,

SSTL-18 Class II

Voltage

referenced

JESD815

1.8

1.8

HSTL-18 Class I,

HSTL-18 Class II

Voltage

referenced

JESD8-6

1.8

1.8

HSTL-15 Class I,

HSTL-15 Class II

Voltage

referenced

JESD8-6

1.5

1.5

HSTL-12 Class I

Voltage

referenced

JESD8-16A

1.2

1.2

HSTL-12 Class II (7)

Voltage

referenced

JESD8-16A

1.2

1.2

PCI and PCI-X

Single-ended

â

3.0

3.0

Differential SSTL-2

Class I or Class II

Differential

(3)

JESD8-9A

â

2.5

2.5

â

Differential

SSTL-18 Class I or

Class II

Differential

(3)

JESD815

â

1.8

1.8

â

Differential

HSTL-18 Class I or

Class II

Differential

(3)

JESD8-6

â

1.8

1.8

â

Differential

HSTL-15 Class I or

Class II

Differential

(3)

JESD8-6

â

1.5

1.5

â

Differential

HSTL-12 Class I or

Class II

Differential

(3)

JESD8-16A

â

1.2

1.2

â

PPDS (4)

Differential

â

â

2.5

Top and Bottom I/O Pins

CLK,

DQS

PLL_OUT

User

I/O

Pins

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

â

v

â

v

â

â

â

v

â

v

â

â

â

v

â

v

â

â

â

v

â

v

â

â

â

v

â

v

â

â

â

v

v

Left and Right

I/O Pins

CLK, User I/O

DQS Pins

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

v

â

â

v

v

â

â

v

â

â

â

v

â

â

â

v

â

â

â

v

â

â

â

v

â

â

v

Cyclone III Device Handbook

Volume 1

December 2011 Altera Corporation

▷