|
AK4679EG Datasheet, PDF (25/220 Pages) Asahi Kasei Microsystems – 24bit Stereo CODEC with DSP and MIC/RCV/HP/SPK/LINE-AMP | |||
|
◁ |
[AK4679]
Parameter
Symbol
min
typ
max
Unit
Audio Interface Timing (DSP Mode)
Master Mode
LRCK âââ to BICK âââ (Note 53)
tDBF 0.5 x tBCK â 40 0.5 x tBCK 0.5 x tBCK + 40 ns
LRCK âââ to BICK âââ (Note 54)
tDBF 0.5 x tBCK â 40 0.5 x tBCK 0.5 x tBCK + 40 ns
BICK âââ to SDTO (BCKP bit = â0â)
tBSD
â70
-
70
ns
BICK âââ to SDTO (BCKP bit = â1â)
tBSD
â70
-
70
ns
SDTI Hold Time
tSDH
50
-
-
ns
SDTI Setup Time
tSDS
50
-
-
ns
Slave Mode
LRCK âââ to BICK âââ (Note 53)
LRCK âââ to BICK âââ (Note 54)
BICK âââ to LRCK âââ (Note 53)
tLRB 0.4 x tBCK
-
tLRB 0.4 x tBCK
-
tBLR 0.4 x tBCK
-
-
ns
-
ns
-
ns
BICK âââ to LRCK âââ (Note 54)
tBLR 0.4 x tBCK
-
-
ns
BICK âââ to SDTO (BCKP bit = â0â)
tBSD
-
-
80
ns
BICK âââ to SDTO (BCKP bit = â1â)
tBSD
-
-
80
ns
SDTI Hold Time
tSDH
50
-
-
ns
SDTI Setup Time
tSDS
50
-
Audio Interface Timing (Right/Left justified & I2S)
-
ns
Master Mode
BICK âââ to LRCK Edge (Note 55)
tMBLR
â40
-
40
ns
LRCK Edge to SDTO (MSB)
(Except I2S mode)
tLRD
â70
-
70
ns
BICK âââ to SDTO
tBSD
â70
-
70
ns
SDTI Hold Time
tSDH
50
-
-
ns
SDTI Setup Time
tSDS
50
-
-
ns
Slave Mode
LRCK Edge to BICK âââ (Note 55)
tLRB
50
-
BICK âââ to LRCK Edge (Note 55)
tBLR
50
-
-
ns
-
ns
LRCK Edge to SDTO (MSB)
(Except I2S mode)
tLRD
-
-
80
ns
BICK âââ to SDTO
tBSD
-
-
80
ns
SDTI Hold Time
tSDH
50
-
-
ns
SDTI Setup Time
tSDS
50
-
-
ns
Note 53. MSBS, BCKP bits = â00â or â11â.
Note 54. MSBS, BCKP bits = â01â or â10â.
Note 55. BICK rising edge must not occur at the same time as LRCK edge.
MS1402-E-06
- 25 -
2013/02
|
▷ |