DS90UB964-Q1 Datasheet, PDF (18/116 Pages) Texas Instruments – DS90UB964-Q1 Quad FPD-Link III Deserializer Hub

DS90UB964-Q1
SNLS500 – JULY 2016
VVALID
(internal Node)
HVALID
(internal Node)
1^st
Line
2^nd
Line
Vertical Blanking
Last
Line
CSI0_D[3:0]±
or
CSI1_D[3:0]±
LPS
FS
Line
Packet
Line
Packet
Line
Packet
Line
Packet
1 to 2¹⁶ t_LPX
FE
FS
LPS
LPS
LPS
LPS
LPS LPS
LPS
Line
Packet
Frame
Sync
Packet
Figure 8. Long Line Packets and Short Frame Sync Packets
Frame Blanking
FS
Line Blanking
Line Data
FE
(1 to N) t_LPX ^{Frame Blanking}
FS
Line Blanking
Line Data
FE
Frame Blanking
Figure 9. CSI-2 General Frame Format
www.ti.com
18
Submit Documentation Feedback
Product Folder Links: DS90UB964-Q1
Copyright © 2016, Texas Instruments Incorporated