English
Language : 

DS90UB964-Q1 Datasheet, PDF (11/116 Pages) Texas Instruments – DS90UB964-Q1 Quad FPD-Link III Deserializer Hub
www.ti.com
6.8 Recommended Timing for the Serial Control Bus
Over I2C supply and temperature ranges unless otherwise specified.
PARAMETER
I2C SERIAL CONTROL BUS (Figure 4)
STANDARD-MODE
MIN
MAX
fSCL
tLOW
tHIGH
tHD;STA
SCL Clock Frequency
SCL Low Period
SCL High Period
Hold time for a start or a repeated
start condition
>0
100
4.7
4.0
4.0
tSU;STA
Set Up time for a start or a repeated
start condition
4.7
tHD;DAT Data Hold Time
0
tSU;DAT Data Set Up Time
250
tSU;STO Set Up Time for STOP Condition
4.0
tBUF
Bus Free Time Between STOP and
START
4.7
tr
SCL & SDA Rise Time
tf
SCL & SDA Fall Time
Cb
Capacitive Load for Each Bus Line
tSP
Input Filter
1000
300
400
-
DS90UB964-Q1
SNLS500 – JULY 2016
FAST-MODE
FAST-MODE PLUS
MIN
MAX
MIN
MAX
UNIT
>0
400
>0
1000 kHz
1.3
0.5
µs
0.6
0.26
µs
0.6
0.26
µs
0.6
0.26
µs
0
0
µs
100
50
ns
0.6
0.26
µs
1.3
0.5
µs
300
120
ns
300
120
ns
400
550
pF
50
50
ns
Copyright © 2016, Texas Instruments Incorporated
Product Folder Links: DS90UB964-Q1
Submit Documentation Feedback
11