SMJ34020A_06 Datasheet, PDF (92/97 Pages) Texas Instruments – GRAPHICS SYSTEM PROCESSOR

SMJ34020A
GRAPHICS SYSTEM PROCESSOR
SGUS011D − APRIL 1991 − REVISED SEPTEMBER 2004
host-interrupt timing: HINT (see Figure 57)
NO.
136 td(CK1H-HINTV) Delay time, LCLK1 no longer low to HINT valid
’34020A-32
MIN MAX
30
’34020A-40
MIN MAX
25
UNIT
ns
LCLK1
LCLK2
HINT
136
136
Figure 57. Host-Interrupt Timing: HINT
emulator-interface timing (see Figure 58)
NO.
137 tsu(EMV-CK1H) Setup time, EMU0 −EMU2 valid to LCLK1 no longer low
138 th(EMV-CK1H) Hold time, EMU0 −EMU2 valid after LCLK1 no longer low
139 td(CK1L-SCV) Delay time, EMU3 valid after LCLK1 low
140 th(CK2H-SCNV) Hold time, LCLK2 high before EMU3 not valid
’34020A-32
MIN MAX
30
0
25
tQ −15
’34020A-40
MIN MAX
25
0
20
tQ −13.5
UNIT
ns
ns
ns
ns
LCLK1
LCLK2
EMU0 −EMU2
EMU3
137
138
137
138
139
139
140
Figure 58. Emulator-Interface Timing
92
• POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443