HD64F3687HV Datasheet, PDF (487/538 Pages) Renesas Technology Corp – Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Tiny Series

Appendix
Table A.4 Number of Cycles in Each Instruction
Instruction Mnemonic
ADD
ADD.B #xx:8, Rd
ADD.B Rs, Rd
ADD.W #xx:16, Rd
ADD.W Rs, Rd
ADD.L #xx:32, ERd
ADD.L ERs, ERd
ADDS
ADDS #1/2/4, ERd
ADDX
ADDX #xx:8, Rd
ADDX Rs, Rd
AND
AND.B #xx:8, Rd
AND.B Rs, Rd
AND.W #xx:16, Rd
AND.W Rs, Rd
AND.L #xx:32, ERd
AND.L ERs, ERd
ANDC
ANDC #xx:8, CCR
BAND
BAND #xx:3, Rd
BAND #xx:3, @ERd
BAND #xx:3, @aa:8
Bcc
BRA d:8 (BT d:8)
BRN d:8 (BF d:8)
BHI d:8
BLS d:8
BCC d:8 (BHS d:8)
BCS d:8 (BLO d:8)
BNE d:8
BEQ d:8
BVC d:8
BVS d:8
BPL d:8
BMI d:8
BGE d:8
Instruction
Fetch
I
Branch
Stack
Addr. Read Operation
J
K
Byte Data
Access
L
Word Data
Access
M
Internal
Operation
N
1
1
2
1
3
1
1
1
1
1
1
2
1
3
2
1
1
2
1
2
1
2
2
2
2
2
2
2
2
2
2
2
2
2
Rev.5.00 Nov. 02, 2005 Page 453 of 500
REJ09B0027-0500