HD64F3687HV Datasheet, PDF (421/538 Pages) Renesas Technology Corp – Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Tiny Series

Register
Name
RMINDR
RHRDR
RWKDR
RTCCR1
RTCCR2
RTCCSR
LVDCR
LVDSR
SMR_2
BRR_2
SCR3_2
TDR_2
SSR_2
RDR_2
ICCR1
ICCR2
ICMR
ICIER
ICSR
SAR
ICDRT
ICDRR
TMB1
TCB1
FLMCR1
FLMCR2
FLPWCR
EBR1
FENR
TCRV0
TCSRV
Reset
—
—
—
—
—
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Initialized
Active
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Sleep
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Section 22 List of Registers
Subactive Subsleep Standby
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Initialized
Initialized Initialized
Initialized
Initialized Initialized
Initialized
Initialized Initialized
Initialized
Initialized Initialized
Initialized
Initialized Initialized
Initialized
—
Initialized
—
Initialized
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
Initialized
—
—
Initialized
—
—
Initialized
—
—
Initialized
—
Initialized
—
Initialized
—
Initialized
Initialized Initialized
Initialized
Initialized Initialized
Module
RTC
LVDC
(optional)*¹
SCI3_2
IIC2
Timer B1
ROM
Timer V
Rev.5.00 Nov. 02, 2005 Page 387 of 500
REJ09B0027-0500