F81866A Datasheet, PDF (163/210 Pages) Feature Integration Technology Inc. – 6 UARTs Super IO With 128 Bytes FIFO and Power

F81866A
4
GPIO74_IN
R
-
- The pin status of GPIO74/INIT#.
3
GPIO73_IN
R
-
- The pin status of GPIO73/SLIN#.
2
GPIO72_IN
R
-
- The pin status of GPIO72/ACK#.
1
GPIO71_IN
R
-
- The pin status of GPIO71/BUSY.
0
GPIO70_IN
R
-
- The pin status of GPIO70/PE/FANCTL3/PWM_DAC3.
7.7.11.4GPIO7 Drive Enable Register ⎯ Index 83h
Bit
Name
R/W Reset Default
Description
0: GPIO77 is open drain in output mode.
7 GPIO77_DRV_EN R/W LRESET# 0
1: GPIO77 is push pull in output mode.
0: GPIO76 is open drain in output mode.
6 GPIO76_DRV_EN R/W LRESET# 0
1: GPIO76 is push pull in output mode.
0: GPIO75 is open drain in output mode.
5 GPIO75_DRV_EN R/W LRESET# 0
1: GPIO75 is push pull in output mode.
0: GPIO74 is open drain in output mode.
4 GPIO74_DRV_EN R/W LRESET# 0
1: GPIO74 is push pull in output mode.
0: GPIO73 is open drain in output mode.
3 GPIO73_DRV_EN R/W LRESET# 0
1: GPIO73 is push pull in output mode.
0: GPIO72 is open drain in output mode.
2 GPIO72_DRV_EN R/W LRESET# 0
1: GPIO72 is push pull in output mode.
0: GPIO71 is open drain in output mode.
1 GPIO71_DRV_EN R/W LRESET# 0
1: GPIO71 is push pull in output mode.
0: GPIO70 is open drain in output mode.
0 GPIO70_DRV_EN R/W LRESET# 0
1: GPIO70 is push pull in output mode.
7.7.12.GPIO8x Configuration Registers
Register
0x[HEX]
Register Name
88
GPIO8 Output Enable Register
89
GPIO8 Output Data Register
8A
GPIO8 Pin Status Register
8B
GPIO8 Drive Enable Register
8E
GPIO8 SMI Enable Register
8F
GPIO8 SMI Status Register
MSB
0
0
11
-
-
0
0
00
00
Default Value
LSB
0
0
0
0
00
1
1
1
1
11
-
-
-
-
--
0
0
0
0
00
0
0
0
0
00
0
0
0
0
00
7.7.12.1GPIO8 Output Enable Register ⎯ Index 88h
Bit
Name
R/W Reset Default
Description
0: GPIO87 is in input mode.
7
GPIO87_OE
R/W LRESET# 0
1: GPIO87 is in output mode.
0: GPIO86 is in input mode.
6
GPIO86_OE
R/W LRESET# 0
1: GPIO85 is in output mode.
163
Jan, 2012
V0. 12P