Z51F3220FNX Datasheet, PDF (59/312 Pages) Zilog, Inc. – Z8051 Series 8-Bit Microcontrollers

Z51F3220
Product Specification
8.4.2 SFR Map
Table 8-3 SFR Map
Address
Function
80H
81H
82H
83H
84H
85H
86H
87H
88H
89H
8AH
8BH
8CH
8DH
8EH
8FH
90H
91H
92H
93H
94H
95H
96H
97H
98H
99H
9AH
9BH
9CH
9DH
9EH
9FH
P0 Data Register
Stack Pointer
Data Pointer Register Low
Data Pointer Register High
Data Pointer Register Low 1
Data Pointer Register High 1
Low Voltage Indicator Control Register
Power Control Register
P1 Data Register
Watch Timer Data Register
Watch Timer Counter Register
System and Clock Control Register
Basic Interval Timer Control Register
Basic Interval Timer Counter Register
Watch Dog Timer Control Register
Watch Dog Timer Data Register
Watch Dog Timer Counter Register
BUZZER Data Register
P2 Data Register
P0 Open-drain Selection Register
P1 Open-drain Selection Register
P2 Open-drain Selection Register
P4 Open-drain Selection Register
P5 Pull-up Resistor Selection Register
Watch Timer Control Register
BUZZER Control Register
P3 Data Register
LCD Driver Control Low Register
LCD Driver Control High Register
LCD Contrast Control register
A/D Converter Control Low Register
A/D Converter Control High Register
A/D Converter Data Low Register
A/D Converter Data High Register
Symbol
P0
@Reset
R/W
76543210
R/W 0 0 0 0 0 0 0 0
SP
R/W 0 0 0 0 0 1 1 1
DPL
R/W 0 0 0 0 0 0 0 0
DPH
R/W 0 0 0 0 0 0 0 0
DPL1 R/W 0 0 0 0 0 0 0 0
DPH1 R/W 0 0 0 0 0 0 0 0
LVICR R/W – – 0 0 0 0 0 0
PCON R/W 0 – – – 0 0 0 0
P1
R/W 0 0 0 0 0 0 0 0
WTDR
W 01111111
WTCNT
R –0000000
SCCR R/W – – – – – – 0 0
BITCR R/W 0 0 0 – 0 0 0 1
BITCNT
R 00000000
WDTCR R/W 0 0 0 – – – 0 0
WDTDR W 1 1 1 1 1 1 1 1
WDTCNT R 0 0 0 0 0 0 0 0
BUZDR R/W 1 1 1 1 1 1 1 1
P2
R/W 0 0 0 0 0 0 0 0
P0OD R/W 0 0 0 0 0 0 0 0
P1OD R/W 0 0 0 0 0 0 0 0
P2OD R/W 0 0 0 0 0 0 0 0
P4OD R/W – – – – 0 0 0 0
P5PU R/W – – 0 0 0 0 0 0
WTCR R/W 0 – – 0 0 0 0 0
BUZCR R/W – – – – – 0 0 0
P3
R/W 0 0 0 0 0 0 0 0
LCDCRL R/W – – 0 0 0 0 0 0
LCDCRH R/W – – – 0 – – 0 0
LCDCCR R/W 0 – – – 0 0 0 0
ADCCRL R/W 0 0 0 0 0 0 0 0
ADCCRH R/W 0 – 0 0 0 0 0 0
ADCDRL R x x x x x x x x
ADCDRH R x x x x x x x x
PS029902-0212
PRELIMINARY
56