Z51F3220FNX Datasheet, PDF (42/312 Pages) Zilog, Inc. – Z8051 Series 8-Bit Microcontrollers

Z51F3220
Product Specification
7.14 Data Retention Voltage in Stop Mode
Table 7-14 Data Retention Voltage in Stop Mode
Parameter
Data retention supply voltage
Symbol
VDDDR
Conditions
–
(TA= -40°C ~ +85°C, VDD= 1.8V ~ 5.5V)
MIN
TYP
MAX Unit
1.8
–
5.5
V
Data retention supply current
IDDDR VDDR= 1.8V,
–
–
1
μA
(TA= 25°C), Stop mode
V DD
INT Request
Execution of
STOP Instruction
Stop Mode
Data Retention
VDDDR
Idle Mode
(Watchdog Timer Active)
Normal
Operating Mode
0.8VDD
t W AIT
NOTE: tWAIT is the same as (the selected bit overflow of BIT) X 1/(BIT Clock)
Figure 7.6 Stop Mode Release Timing when Initiated by an Interrupt
VDD
RESETB
Execution of
STOP Instruction
Stop Mode
Data Retention
V DDDR
RESET
Occurs
Oscillation
Stabillization Time
Normal
Operating Mode
0.2 VDD
0.8 VDD
TWAIT
NOTE : tWAIT is the same as (4096 X 4 X 1/fx) (16.4mS @ 1MHz)
Figure 7.7 Stop Mode Release Timing when Initiated by RESETB
PS029902-0212
PRELIMINARY
39