Z8F082ASH020SC Datasheet, PDF (56/244 Pages) Zilog, Inc. – Z8 Encore XP-R F08xA Series with eXtended Peripherals

Z8 Encore! XP^® F08xA Series
Product Specification
38
PADDR[7:0]—Port Address
The Port Address selects one of the sub-registers accessible through the Port Control reg-
ister.
PADDR[7:0]
00H
01H
02H
03H
04H
05H
06H
07H
08H
09H–FFH
Port Control sub-register accessible using the Port A–D Control Registers
No function. Provides some protection against accidental Port reconfiguration.
Data Direction
Alternate Function
Output Control (Open-Drain)
High Drive Enable
STOP Mode Recovery Source Enable.
Pull-up Enable
Alternate Function Set 1
Alternate Function Set 2
No function
Port A–D Control Registers
The Port A–D Control registers set the GPIO port operation. The value in the correspond-
ing Port A–D Address register determines which sub-register is read from or written to by
a Port A–D Control register transaction (Table 17).
Table 17. Port A–D Control Registers (PxCTL)
BITS
FIELD
RESET
R/W
ADDR
7
6
5
4
3
2
1
0
PCTL
00H
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
FD1H, FD5H, FD9H, FDDH
PCTL[7:0]—Port Control
The Port Control register provides access to all sub-registers that configure the GPIO Port
operation.
Port A–D Data Direction Sub-Registers
The Port A–D Data Direction sub-register is accessed through the Port A–D Control regis-
ter by writing 01H to the Port A–D Address register (Table 18).
PS024705-0405
PRELIMINARY
General-Purpose I/O