English
Language : 

LM3S5G31 Datasheet, PDF (1082/1223 Pages) Texas Instruments – Stellaris LM3S5G31 Microcontroller
Signal Tables
Table 23-2. Signals by Pin Number (continued)
Pin Number
Pin Name
Pin Type Buffer Typea Description
PG4
I/O
TTL
GPIO port G bit 4.
CCP3
I/O
TTL
Capture/Compare/PWM 3.
41
EPI0S15
I/O
TTL
EPI module 0 signal 15.
Fault1
I
TTL
PWM Fault 1.
U1RI
I
TTL
UART module 1 Ring Indicator modem status input signal.
PF7
I/O
TTL
GPIO port F bit 7.
CCP4
I/O
TTL
Capture/Compare/PWM 4.
42
EPI0S12
I/O
TTL
EPI module 0 signal 12.
Fault1
I
TTL
PWM Fault 1.
PhB0
I
TTL
QEI module 0 phase B.
PF6
I/O
TTL
GPIO port F bit 6.
CCP1
I/O
TTL
Capture/Compare/PWM 1.
43
PhA0
I
TTL
QEI module 0 phase A.
U1RTS
O
TTL
UART module 1 Request to Send modem flow control output line.
44
VDD
-
Power Positive supply for I/O and some logic.
45
GND
-
Power Ground reference for logic and I/O pins.
PF5
I/O
TTL
GPIO port F bit 5.
C1o
O
TTL
Analog comparator 1 output.
46
CCP2
I/O
TTL
Capture/Compare/PWM 2.
EPI0S15
I/O
TTL
EPI module 0 signal 15.
SSI1Tx
O
TTL
SSI module 1 transmit.
PF0
I/O
TTL
GPIO port F bit 0.
PWM0
O
TTL
PWM 0. This signal is controlled by PWM Generator 0.
47
PhB0
I
TTL
QEI module 0 phase B.
U1DSR
I
TTL
UART module 1 Data Set Ready modem output control line.
48
OSC0
I
Analog Main oscillator crystal input or an external clock reference input.
49
OSC1
O
Analog Main oscillator crystal output. Leave unconnected when using a
single-ended clock source.
50
WAKE
I
TTL
An external input that brings the processor out of Hibernate mode
when asserted.
51
HIB
O
OD
An output that indicates the processor is in Hibernate mode.
XOSC0
52
I
Analog Hibernation module oscillator crystal input or an external clock
reference input. Note that this is either a 4.194304-MHz crystal or
a 32.768-kHz oscillator for the Hibernation module RTC. See the
CLKSEL bit in the HIBCTL register.
53
XOSC1
O
Analog Hibernation module oscillator crystal output. Leave unconnected
when using a single-ended clock source.
54
GND
-
Power Ground reference for logic and I/O pins.
VBAT
55
-
Power Power source for the Hibernation module. It is normally connected
to the positive terminal of a battery and serves as the battery
backup/Hibernation module power-source supply.
56
VDD
-
Power Positive supply for I/O and some logic.
57
GND
-
Power Ground reference for logic and I/O pins.
1082
Texas Instruments-Production Data
July 03, 2014