C8051F352 Datasheet, PDF (9/234 Pages) Silicon Laboratories – 8 k ISP Flash MCU Family

C8051F350/1/2/3
22. Timers
Figure 22.1. T0 Mode 0 Block Diagram.................................................................. 196
Figure 22.2. T0 Mode 2 Block Diagram.................................................................. 197
Figure 22.3. T0 Mode 3 Block Diagram.................................................................. 198
Figure 22.4. Timer 2 16-Bit Mode Block Diagram .................................................. 203
Figure 22.5. Timer 2 8-Bit Mode Block Diagram .................................................... 204
Figure 22.6. Timer 3 16-Bit Mode Block Diagram .................................................. 207
Figure 22.7. Timer 3 8-Bit Mode Block Diagram .................................................... 208
23. Programmable Counter Array
Figure 23.1. PCA Block Diagram............................................................................ 211
Figure 23.2. PCA Counter/Timer Block Diagram.................................................... 212
Figure 23.3. PCA Interrupt Block Diagram ............................................................. 213
Figure 23.4. PCA Capture Mode Diagram.............................................................. 214
Figure 23.5. PCA Software Timer Mode Diagram .................................................. 215
Figure 23.6. PCA High Speed Output Mode Diagram............................................ 216
Figure 23.7. PCA Frequency Output Mode ............................................................ 217
Figure 23.8. PCA 8-Bit PWM Mode Diagram ......................................................... 218
Figure 23.9. PCA 16-Bit PWM Mode...................................................................... 219
Figure 23.10. PCA Module 2 with Watchdog Timer Enabled ................................. 220
24. Revision Specific Behavior
Figure 24.1. Reading Package Marking ................................................................. 227
25. C2 Interface
Figure 25.1. Typical C2 Pin Sharing....................................................................... 231
Rev. 1.1
9