K5N1229ACD-BQ12 Datasheet, PDF (93/128 Pages) Samsung semiconductor – 512Mb (32M x16) Muxed Burst, Multi Bank SLC NOR Flash

datasheet K5N1229ACD-BQ12
Rev. 1.0
MCP Memory
6.10 Initial Access Latency (BCR[14]) Default = Variable
Variable initial access latency outputs data after the number of clocks set by the latency counter. However, WAIT must be monitored to detect delays
caused by collisions with refresh operations. Fixed initial access latency outputs the first data at a consistent time that allows for worst-case refresh colli-
sions. The latency counter must be configured to match the initial latency and the clock frequency. It is not necessary to monitor WAIT with fixed initial
latency. The burst begins after the number of clock cycles configured by the latency counter.
[Table 3] Variable Latency Configuration Codes
BCR[13:11]
Latency Configuration
010
011
Others
2(3 clocks)
3(4 clocks)-default
Reserved
Normal
2
3
-
Latency
Refresh Collision
4
6
-
Max Input CLK Frequency (MHz)
108
80
66
66(15ns)
19,2ns
40(25ns)
108(9.26ns)
80(12.5ns)
66(15ns)
-
-
-
[Table 4] Fixed Latency Configuration Codes
BCR[13:11]
Latency Configuration
010
011
100
101
110
Others
2 (3 clocks)
3 (4 clocks)
4 (5 clocks)
5 (6 clocks)
6 (7 clocks)
Reserved
Latency Count (N)
2
3
4
5
6
-
Max Input CLK Frequency (MHz)
108
80
66
33 (30ns)
20 (50ns)
20 (50ns)
52 (19.2ns)
40 (25ns)
33 (30ns)
66 (15ns)
52 (19.2ns)
40 (25ns)
80 (12.5ns)
66 (15ns)
52 (19.2ns)
108 (9.26ns)
80 (12.5ns)
66 (15ns)
-
-
-
NOTE :
1) Latency is the number of clock cycles from the initiation of a burst operation until data appears. Data is transferred on the next clock cycle.
VIH
CLK
VIL
VIH
ADV
VIL
VIH
A[22:16]
VIL
VIH
A/DQ[15:0]
VIL
VIH
A/DQ[15:0]
VIL
VIH
A/DQ[15:0]
VIL
VALID
ADDRESS
Code 2
VALID
ADDRESS
VOH
VOL
Code 3 (Default)
VALID
ADDRESS
Code 4
VALID
ADDRESS
Valid
Output
VOH
VOL
Valid
Output
Valid
Output
VOH
VOL
Valid
Output
Valid
Output
Valid
Output
Valid
Output
Valid
Output
Valid
Output
Don’t Care
Figure 2. Latency Counter (Variable Initial Latency, No Refresh Collision)
Valid
Output
Valid
Output
Valid
Output
Undefined
- 93 -