K5N1229ACD-BQ12 Datasheet, PDF (26/128 Pages) Samsung semiconductor – 512Mb (32M x16) Muxed Burst, Multi Bank SLC NOR Flash

datasheet K5N1229ACD-BQ12
Rev. 1.0
MCP Memory
DQ5 : Exceed Timing Limits
If the Internal Program/Erase Routine extends beyond the timing limits, DQ5 will go High, indicating program/erase failure. Also the result of blank check
can be checked by DQ5=1.
DQ3 : Block Erase Timer
The status of the multi-block erase operation can be detected via the DQ3 pin. DQ3 will go High if 50μs of the block erase time window expires. In this
case, the Internal Erase Routine will initiate the erase operation.Therefore, the device will not accept further write commands until the erase operation is
completed. DQ3 is Low if the block erase time window is not expired. Within the block erase time window, an additional block erase command (30H) can
be accepted. To confirm that the block erase command has been accepted, the software may check the status of DQ3 following each block erase com-
mand.
DQ2 : Toggle Bit 2
The device generates a toggling pulse in DQ2 only if an Internal Erase Routine or an Erase/Program Suspend is in progress. When the device executes
the Internal Erase Routine, DQ2 toggles if the bank including an erasing block is read. Although the Internal Erase Routine is in the Exceeded Time Lim-
its, DQ2 toggles only if an erasing block in the Exceeded Time Limits is read. When the device is in the Erase/Program Suspend mode, DQ2 toggles only
if an address in the erasing or programming block is read. If a non-erasing or non-programmed block address is read during the Erase/Program Suspend
mode, then DQ2 will produce valid data. DQ2 will go High if the user tries to program a non-erase suspend block while the device is in the Erase Suspend
mode. #OE or #CE should be toggled in each toggle bit status read.
DQ1 : Buffer Program Abort Indicator
DQ1 indocates whether a Write-to-Buffer operation was aborted. Under these conditions DQ1 produces a "1". The system must issue the Write-to-Buffer-
Abort-Reset command sequence to return the device to reading array data. Also DQ1 will go High if the blank check is passed. DQ1 will go low in the
blank check failure.
RDY: Ready
Normally the RDY signal is used to indicate if new burst data is available at the rising edge of the clock cycle or not. If RDY is low state, data is not valid
at expected time, and if high state, data is valid. Note that, if CE is low and OE is high, the RDY is high state.
Start
Read(DQ0~DQ7)
Valid Address
Start
Read(DQ0~DQ7)
Valid Address
Read(DQ0~DQ7)
Valid Address
DQ7 = Data ?
No
No
DQ5 = 1 ?
Yes
Read(DQ0~DQ7)
Valid Address
DQ7 = Data ?
No
Fail
Yes
Yes
Pass
DQ6 = Toggle ?
Yes
No
DQ5 = 1 ?
Yes
Read twice(DQ0~DQ7)
Valid Address
DQ6 = Toggle ?
Yes
Fail
No
No
Pass
Figure 1. Data Polling Algorithms
Figure 2. Toggle Bit Algorithms
- 26 -