English
Language : 

M16C28 Datasheet, PDF (252/423 Pages) Renesas Technology Corp – 16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/Tiny SERIES
M16C/28 Group (M16C/28, M16C/28B)
15. A/D Converter
A/D Control Register 0 (1)
b7 b6 b5 b4 b3 b2 b1 b0
11
Symbol
ADCON0
Address
03D616
After Reset
00000XXX 2
Bit Symbol
Bit Name
CH0
Analog Input Pin
Select Bit
CH1
Function
Invalid in repeat sweep mode 1
CH2
MD0
MD1
TRG
A/D Operation Mode
Select Bit 0
Trigger Select Bit
b4 b3
1 1 : Repeat sweep mode 0 or
Repeat sweep mode 1
0 : Software trigger
1 : Hardware trigger (AD TRG trigger)
ADST
CKS0
A/D Conversion Start
Flag
Frequency Select Bit 0
0 : A/D conversion disabled
1 : A/D conversion started
Refer to Table 15.2
NOTES:
1. If the ADCON0 register is rewritten during A/D conversion, the conversion result will be indeterminate.
RW
RW
RW
RW
RW
RW
RW
RW
RW
A/D Control register 1 (1)
b7 b6 b5 b4 b3 b2 b1 b0
1
1
Symbol
ADCON1
Address
03D716
After Reset
00 16
Bit Symbol
Bit Name
SCAN0
A/D Sweep Pin
Select Bit (2)
SCAN1
Function
When selecting repeat sweep mode 1
b1 b0
0 0 : AN0 (1 pin)
0 1 : AN0 to AN1 (2 pins)
1 0 : AN0 to AN2 (3 pins)
1 1 : AN0 to AN3 (4 pins)
MD2
BITS
CKS1
A/D Operation Mode
Select Bit 1
1 : Repeat sweep mode 1
8/10-Bit Mode Select Bit 0 : 8-bit mode
1 : 10-bit mode
Frequency Select Bit 1 Refer to Table 15.2
VCUT Vref Connect Bit (3)
1 : Vref connected
(b7-b6)
Nothing is assigned. When write, set to “0”.
When read, its content is “0”.
1. If the ADCON1 register is rewritten during A/D conversion, the conversion result will be indeterminate.
2. AN00 to AN07 and AN20 to AN27 can be used in the same way as AN 0 to AN7 .
Use the ADGSEL1 to ADGSEL0 bits in the ADCON2 register to select the desired pin.
3. If the VCUT bit is reset from “0” (Vref unconnected) to “1” (Vref connected), wait for 1 µs or more before
starting A/D conversion.
RW
RW
RW
RW
RW
RW
RW
A/D Control Register 2 (1)
b7 b6 b5 b4 b3 b2 b1 b0
00
Symbol
ADCON2
Address
03D416
After Reset
0016
Bit Symbol
Bit Name
SMP
A/D Conversion Method
Select Bit
ADGSEL0 A/D Input Group
Select Bit
ADGSEL1
(b3)
CKS2
Reserved Bit
Frequency Select Bit 2
Function
0 : Without sample and hold
1 : With sample and hold
b2 b1
0 0 : Select port P10 group
0 1 : Do not set
1 0 : Select port P0 group
1 1 : Select port P1/P9 group
Set to “0”
Refer to Table 15.2
RW
RW
RW
RW
RW
RW
TRG1
Trigger Select Bit 1
Set to "0" in repeat sweep mode 1
RW
(b7-b6)
Nothing is assigned. When write, set to “0”.
When read, its content is “0”.
NOTES:
1. If the ADCON2 register is rewritten during A/D conversion, the conversion result will be indeterminate.
Figure 15.15 ADCON0 to ADCON2 Registers in Repeat Sweep Mode 1
Rev. 2.00 Jan. 31, 2007 page 232 of 385
REJ09B0047-0200