English
Language : 

PIC18F258 Datasheet, PDF (55/384 Pages) Microchip Technology – High Performance, 28/40-Pin Enhanced FLASH Microcontrollers with CAN
PIC18FXX8
TABLE 4-2: REGISTER FILE SUMMARY (CONTINUED)
File Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on Details on
POR, BOR Page:
CANSTATRO4 OPMODE2
TXB2D7
TXB2D77
TXB2D6
TXB2D67
TXB2D5
TXB2D57
TXB2D4
TXB2D47
TXB2D3
TXB2D37
TXB2D2
TXB2D27
TXB2D1
TXB2D17
TXB2D0
TXB2D07
TXB2DLC
—
TXB2EIDL
EID7
TXB2EIDH
EID15
TXB2SIDL
SID2
TXB2SIDH
SID10
TXB2CON
—
OPMODE1
TXB2D76
TXB2D66
TXB2D56
TXB2D46
TXB2D36
TXB2D26
TXB2D16
TXB2D06
TXRTR
EID6
EID14
SID1
SID9
TXABT
OPMODE0
TXB2D75
TXB2D65
TXB2D55
TXB2D45
TXB2D35
TXB2D25
TXB2D15
TXB2D05
—
EID5
EID13
SID0
SID8
TXLARB
—
TXB2D74
TXB2D64
TXB2D54
TXB2D44
TXB2D34
TXB2D24
TXB2D14
TXB2D04
—
EID4
EID12
—
SID7
TXERR
ICODE2
TXB2D73
TXB2D63
TXB2D53
TXB2D43
TXB2D33
TXB2D23
TXB2D13
TXB2D03
DLC3
EID3
EID11
EXIDE
SID6
TXREQ
ICODE1
TXB2D72
TXB2D62
TXB2D52
TXB2D42
TXB2D32
TXB2D22
TXB2D12
TXB2D02
DLC2
EID2
EID10
—
SID5
—
ICODE0
TXB2D71
TXB2D61
TXB2D51
TXB2D41
TXB2D31
TXB2D21
TXB2D11
TXB2D01
DLC1
EID1
EID9
EID17
SID4
TXPRI1
— xxx- xxx-
TXB2D70 xxxx xxxx
TXB2D60 xxxx xxxx
TXB2D50 xxxx xxxx
TXB2D40 xxxx xxxx
TXB2D30 xxxx xxxx
TXB2D20 xxxx xxxx
TXB2D10 xxxx xxxx
TXB2D00 xxxx xxxx
DLC0 -x-- xxxx
EID0 xxxx xxxx
EID8 xxxx xxxx
EID16 xxx- x-xx
SID3 xxxx xxxx
TXPRI0 -000 0-00
33, 200
35, 206
35, 206
35, 206
35, 206
35, 206
35, 206
35, 206
35, 206
35, 207
35, 206
35, 205
35, 205
35, 205
35, 204
RXM1EIDL
EID7
EID6
EID5
EID4
EID3
EID2
EID1
EID0 xxxx xxxx 36, 214
RXM1EIDH
EID15
EID14
EID13
EID12
EID11
EID10
EID9
EID8 xxxx xxxx 36, 214
RXM1SIDL
SID2
SID1
SID0
—
—
—
EID17 EID16 xxx- --xx 36, 214
RXM1SIDH
SID10
SID9
SID8
SID7
SID6
SID5
SID4
SID3 xxxx xxxx 36, 213
RXM0EIDL
EID7
EID6
EID5
EID4
EID3
EID2
EID1
EID0 xxxx xxxx 36, 214
RXM0EIDH
EID15
EID14
EID13
EID12
EID11
EID10
EID9
EID8 xxxx xxxx 36, 214
RXM0SIDL
SID2
SID1
SID0
—
—
—
EID17 EID16 xxx- --xx 36, 214
RXM0SIDH
SID10
SID9
SID8
SID7
SID6
SID5
SID4
SID3 xxxx xxxx 36, 213
RXF5EIDL
EID7
EID6
EID5
EID4
EID3
EID2
EID1
EID0 xxxx xxxx 36, 213
RXF5EIDH
EID15
EID14
EID13
EID12
EID11
EID10
EID9
EID8 xxxx xxxx 36, 213
RXF5SIDL
SID2
SID1
SID0
—
EXIDEN
—
EID17 EID16 xxx- x-xx 36, 212
RXF5SIDH
SID10
SID9
SID8
SID7
SID6
SID5
SID4
SID3 xxxx xxxx 36, 212
RXF4EIDL
EID7
EID6
EID5
EID4
EID3
EID2
EID1
EID0 xxxx xxxx 36, 213
RXF4EIDH
EID15
EID14
EID13
EID12
EID11
EID10
EID9
EID8 xxxx xxxx 36, 213
RXF4SIDL
SID2
SID1
SID0
—
EXIDEN
—
EID17 EID16 xxx- x-xx 36, 212
RXF4SIDH
SID10
SID9
SID8
SID7
SID6
SID5
SID4
SID3 xxxx xxxx 36, 212
RXF3EIDL
EID7
EID6
EID5
EID4
EID3
EID2
EID1
EID0 xxxx xxxx 36, 213
RXF3EIDH
EID15
EID14
EID13
EID12
EID11
EID10
EID9
EID8 xxxx xxxx 36, 213
RXF3SIDL
SID2
SID1
SID0
—
EXIDEN
—
EID17 EID16 xxx- x-xx 36, 212
RXF3SIDH
SID10
SID9
SID8
SID7
SID6
SID5
SID4
SID3 xxxx xxxx 36, 212
RXF2EIDL
EID7
EID6
EID5
EID4
EID3
EID2
EID1
EID0 xxxx xxxx 36, 213
RXF2EIDH
EID15
EID14
EID13
EID12
EID11
EID10
EID9
EID8 xxxx xxxx 36, 213
RXF2SIDL
SID2
SID1
SID0
—
EXIDEN
—
EID17 EID16 xxx- x-xx 36, 212
RXF2SIDH
SID10
SID9
SID8
SID7
SID6
SID5
SID4
SID3 xxxx xxxx 36, 212
RXF1EIDL
EID7
EID6
EID5
EID4
EID3
EID2
EID1
EID0 xxxx xxxx 36, 213
RXF1EIDH
EID15
EID14
EID13
EID12
EID11
EID10
EID9
EID8 xxxx xxxx 36, 213
RXF1SIDL
SID2
SID1
SID0
—
EXIDEN
—
EID17 EID16 xxx- x-xx 36, 212
RXF1SIDH
SID10
SID9
SID8
SID7
SID6
SID5
SID4
SID3 xxxx xxxx 36, 212
RXF0EIDL
EID7
EID6
EID5
EID4
EID3
EID2
EID1
EID0 xxxx xxxx 36, 213
RXF0EIDH
EID15
EID14
EID13
EID12
EID11
EID10
EID9
EID8 xxxx xxxx 36, 213
RXF0SIDL
SID2
SID1
SID0
—
EXIDEN
—
EID17 EID16 xxx- x-xx 36, 212
RXF0SIDH
SID10
SID9
SID8
SID7
SID6
SID5
SID4
SID3 xxxx xxxx 36, 212
Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition
Note 1: These registers or register bits are not implemented on the PIC18F248 and PIC18F258 and read as ’0’s.
2: Bit21 of the TBLPTRU allows access to the device configuration bits.
3: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read ‘0’ in all other Oscillator
modes.
 2002 Microchip Technology Inc.
Preliminary
DS41159B-page 53