English
Language : 

PIC18F258 Datasheet, PDF (32/384 Pages) Microchip Technology – High Performance, 28/40-Pin Enhanced FLASH Microcontrollers with CAN
PIC18FXX8
TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS
Register
Applicable Devices
Power-on Reset,
Brown-out Reset
MCLR Reset
WDT Reset
RESET Instruction
Stack Resets
Wake-up via WDT
or Interrupt
TOSU
TOSH
TOSL
STKPTR
PCLATU
PIC18F2X8 PIC18F4X8
PIC18F2X8 PIC18F4X8
PIC18F2X8 PIC18F4X8
PIC18F2X8 PIC18F4X8
PIC18F2X8 PIC18F4X8
---0 0000
0000 0000
0000 0000
00-0 0000
---0 0000
---0 0000
0000 0000
0000 0000
uu-0 0000
---0 0000
---0 uuuu(3)
uuuu uuuu(3)
uuuu uuuu(3)
uu-u uuuu(3)
---u uuuu
PCLATH
PCL
TBLPTRU
TBLPTRH
TBLPTRL
TABLAT
PIC18F2X8 PIC18F4X8
PIC18F2X8 PIC18F4X8
PIC18F2X8 PIC18F4X8
PIC18F2X8 PIC18F4X8
PIC18F2X8 PIC18F4X8
PIC18F2X8 PIC18F4X8
0000 0000
0000 0000
--00 0000
0000 0000
0000 0000
0000 0000
0000 0000
0000 0000
--00 0000
0000 0000
0000 0000
0000 0000
uuuu uuuu
PC + 2(2)
--uu uuuu
uuuu uuuu
uuuu uuuu
uuuu uuuu
PRODH
PRODL
INTCON
INTCON2
INTCON3
INDF0
PIC18F2X8 PIC18F4X8
PIC18F2X8 PIC18F4X8
PIC18F2X8 PIC18F4X8
PIC18F2X8 PIC18F4X8
PIC18F2X8 PIC18F4X8
PIC18F2X8 PIC18F4X8
xxxx xxxx
xxxx xxxx
0000 000x
111- -1-1
11-- 0-00
N/A
uuuu uuuu
uuuu uuuu
0000 000u
111- -1-1
11-- 0-00
N/A
uuuu uuuu
uuuu uuuu
uuuu uuuu(1)
uuuu -u-u(1)
uu-u u-uu(1)
N/A
POSTINC0
PIC18F2X8 PIC18F4X8
N/A
N/A
N/A
POSTDEC0
PREINC0
PLUSW0
FSR0H
FSR0L
WREG
PIC18F2X8 PIC18F4X8
PIC18F2X8 PIC18F4X8
PIC18F2X8 PIC18F4X8
PIC18F2X8 PIC18F4X8
PIC18F2X8 PIC18F4X8
PIC18F2X8 PIC18F4X8
N/A
N/A
N/A
---- 0000
xxxx xxxx
xxxx xxxx
N/A
N/A
N/A
---- 0000
uuuu uuuu
uuuu uuuu
N/A
N/A
N/A
---- uuuu
uuuu uuuu
uuuu uuuu
INDF1
PIC18F2X8 PIC18F4X8
N/A
N/A
N/A
POSTINC1
PIC18F2X8 PIC18F4X8
N/A
N/A
N/A
POSTDEC1
PIC18F2X8 PIC18F4X8
N/A
N/A
N/A
PREINC1
PIC18F2X8 PIC18F4X8
N/A
N/A
N/A
PLUSW1
PIC18F2X8 PIC18F4X8
N/A
N/A
N/A
Legend: u = unchanged, x = unknown, - = unimplemented bit, read as ’0’, q = value depends on condition.
Shaded cells indicate conditions do not apply for the designated device.
Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt
vector (0008h or 0018h).
3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are
updated with the current value of the PC. The STKPTR is modified to point to the next location in the
hardware stack.
4: See Table 3-2 for RESET value for specific condition.
5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other
Oscillator modes, they are disabled and read ’0’.
6: Values for CANSTAT also apply to to its other instances (CANSTATRO1 through CANSTATRO4).
DS41159B-page 30
Preliminary
 2002 Microchip Technology Inc.