PIC18FXX8 Datasheet, PDF(32/402 Page) Microchip Technology – 28/40-Pin High-Performance, Enhanced Flash Microcontrollers with CAN Module

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

PIC18FXX8 Datasheet, PDF (32/402 Pages) Microchip Technology – 28/40-Pin High-Performance, Enhanced Flash Microcontrollers with CAN Module

◁

PIC18FXX8

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Register

Applicable Devices

Power-on Reset,

Brown-out Reset

MCLR Reset

WDT Reset

RESET Instruction

Stack Resets

Wake-up via WDT

or Interrupt

TOSU

TOSH

TOSL

STKPTR

PIC18F2X8 PIC18F4X8

PIC18F2X8 PIC18F4X8

PIC18F2X8 PIC18F4X8

PIC18F2X8 PIC18F4X8

---0 0000

0000 0000

0000 0000

00-0 0000

---0 0000

0000 0000

0000 0000

uu-0 0000

---0 uuuu(3)

uuuu uuuu(3)

uuuu uuuu(3)

uu-u uuuu(3)

PCLATU

PIC18F2X8 PIC18F4X8

---0 0000

---0 0000

---u uuuu

PCLATH

PCL

PIC18F2X8 PIC18F4X8

PIC18F2X8 PIC18F4X8

0000 0000

0000 0000

0000 0000

0000 0000

uuuu uuuu

PC + 2(2)

TBLPTRU

PIC18F2X8 PIC18F4X8

--00 0000

--00 0000

--uu uuuu

TBLPTRH

PIC18F2X8 PIC18F4X8

0000 0000

0000 0000

uuuu uuuu

TBLPTRL

PIC18F2X8 PIC18F4X8

0000 0000

0000 0000

uuuu uuuu

TABLAT

PIC18F2X8 PIC18F4X8

0000 0000

0000 0000

uuuu uuuu

PRODH

PIC18F2X8 PIC18F4X8

xxxx xxxx

uuuu uuuu

uuuu uuuu

PRODL

INTCON

INTCON2

INTCON3

PIC18F2X8 PIC18F4X8

PIC18F2X8 PIC18F4X8

PIC18F2X8 PIC18F4X8

PIC18F2X8 PIC18F4X8

xxxx xxxx

0000 000x

111- -1-1

11-0 0-00

uuuu uuuu

0000 000u

111- -1-1

11-0 0-00

uuuu uuuu

uuuu uuuu(1)

uuu- -u-u(1)

uu-u u-uu(1)

INDF0

PIC18F2X8 PIC18F4X8

N/A

N/A

N/A

POSTINC0

PIC18F2X8 PIC18F4X8

N/A

N/A

N/A

POSTDEC0

PIC18F2X8 PIC18F4X8

N/A

N/A

N/A

PREINC0

PIC18F2X8 PIC18F4X8

N/A

N/A

N/A

PLUSW0

PIC18F2X8 PIC18F4X8

N/A

N/A

N/A

FSR0H

PIC18F2X8 PIC18F4X8

---- xxxx

---- uuuu

---- uuuu

FSR0L

PIC18F2X8 PIC18F4X8

xxxx xxxx

uuuu uuuu

uuuu uuuu

WREG

PIC18F2X8 PIC18F4X8

xxxx xxxx

uuuu uuuu

uuuu uuuu

INDF1

PIC18F2X8 PIC18F4X8

N/A

N/A

N/A

POSTINC1

PIC18F2X8 PIC18F4X8

N/A

N/A

N/A

POSTDEC1

PIC18F2X8 PIC18F4X8

N/A

N/A

N/A

PREINC1

PIC18F2X8 PIC18F4X8

N/A

N/A

N/A

PLUSW1

PIC18F2X8 PIC18F4X8

N/A

N/A

N/A

Legend:

Note 1:

2:

3:

4:

5:

6:

u = unchanged, x = unknown, - = unimplemented bit, read as â0â, q = value depends on condition.

Shaded cells indicate conditions do not apply for the designated device.

One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the

interrupt vector (0008h or 0018h).

When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are

updated with the current value of the PC. The STKPTR is modified to point to the next location in the

hardware stack.

See Table 3-2 for Reset value for specific condition.

Bit 6 of PORTA, LATA and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other

oscillator modes, they are disabled and read â0â.

Values for CANSTAT also apply to its other instances (CANSTATRO1 through CANSTATRO4).

DS41159D-page 30

ï£© 2004 Microchip Technology Inc.

▷