CP3BT23 Datasheet, PDF (122/260 Pages) Texas Instruments – CP3BT23 Reprogrammable Connectivity Processor with Bluetooth and Dual CAN Interfaces

18.10.12 CAN Interrupt Clear Register (CICLRn)
18.10.14 CAN Status Pending Register (CSTPNDn)
The CICLRn register bits individually clear CAN interrupt
pending flags caused by the message buffers and from the
Error Management Logic. Do not modify this register with in-
structions that access the register as a read-modify-write
operand, such as the bit manipulation instructions.
The CSTPNDn register holds the status of the CAN Node
and the Interrupt Code.
15
87
54
Reserved
NS
IRQ
3
0
IST
15 14
0
0
EICLR
ICLR
R
0
W
NS
The CAN Node Status field indicates the sta-
tus of the CAN node as shown in Table 54.
EICLR
te ^ICLR
The Error Interrupt Clear bit is used to clear
the EIPND bit.
0 – The EIPND bit is unaffected by writing 0.
1 – The EIPND bit is cleared by writing 1.
The Buffer Interrupt Clear bits are used to
clear the IPND bits.
0 – The corresponding IPND bit is unaffected
by writing 0.
0 – The corresponding IPND bit is cleared by
writing 1.
18.10.13 CAN Interrupt Code Enable Register (CICENn)
The CICENn register controls whether the interrupt pending
flag in the CIPNDn register is translated into the Interrupt
le ^{Code field of the CSTPNDn register. All interrupt requests,}
CAN error, and message buffer interrupts can be enabled/
disabled separately for the interrupt code indication field.
IRQ/IST
15
14
0
o ^EICEN
ICEN
0
R/W
s _EICEN
Ob ^ICEN
The Error Interrupt Code Enable bit controls
encoding for error interrupts.
0 – Error interrupt pending is not indicated in
the interrupt code.
1 – Error interrupt pending is indicated in the
interrupt code.
The Buffer Interrupt Code Enable bits control
encoding for message buffer interrupts.
0 – Message buffer interrupt pending is not
Table 54 CAN Node Status
NS
Node Status
000
Not Active
010
Error Active
011
Error Warning Level
10X
Error Passive
11X
Bus Off
The IRQ bit and IST field indicate the interrupt
source of the highest priority interrupt current-
ly pending and enabled in the CICENn regis-
ter. Table 55 shows the several interrupt
codes when the encoding for all interrupt
sources is enabled (CICEN = FFFFh).
Table 55 Highest Priority Interrupt Code
IRQ IST3:0
CAN Interrupt
Request
0
0000 No interrupt request
1
0000
Error interrupt
1
0001
Buffer 0
1
0010
Buffer 1
1
0011
Buffer 2
1
0100
Buffer 3
1
0101
Buffer 4
1
0110
Buffer 5
indicated in the interrupt code.
1
0111
Buffer 6
1 – Message buffer interrupt pending is indi-
1
1000
Buffer 7
cated in the interrupt code.
1
1001
Buffer 8
1
1010
Buffer 9
1
1011
Buffer 10
1
1100
Buffer 11
1
1101
Buffer 12
1
1110
Buffer 13
1
1111
Buffer 14
121
www.national.com