TI380C30A Datasheet, PDF (54/81 Pages) Texas Instruments – INTEGRATED TOKEN-RING COMMPROCESSOR AND PHYSICAL-LAYER INTERFACE

TI380C30A
INTEGRATED TOKEN-RING COMMPROCESSOR
AND PHYSICAL-LAYER INTERFACE
SPWS034 – MARCH 1998
SCS, SRSX
SRS0–SRS2
SBHE
Valid
264
265
SRAS
256
SIACK
SWR
266a
267
272a
272a
SRD
272a
280
SDDIR
268
273a
273a
286
273a
SDBEN†
282W
283W
SRDY
276
282b
279
275
255
Hi-Z
Hi-Z
SADH0–SADH7
SADL0–SADL7
SPH
Hi-Z
SPL‡
262
263
Data
Hi-Z
† _{When the TMS380C30A begins to drive SDBEN inactive, it has already latched the write data internally. Parameter 263 must be met to the}
input of the data buffers.
‡ _{In 8-bit 80x8x-mode DIO writes, the value placed on SADH0–SADH7 is a don’t care.}
Figure 20. 80x8x DIO Write Cycle
54
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265