TI380C30A Datasheet, PDF (40/81 Pages) Texas Instruments – INTEGRATED TOKEN-RING COMMPROCESSOR AND PHYSICAL-LAYER INTERFACE

TI380C30A
INTEGRATED TOKEN-RING COMMPROCESSOR
AND PHYSICAL-LAYER INTERFACE
SPWS034 – MARCH 1998
memory-bus timing
t_M is the cycle time of one-eighth of a local-memory cycle (31.25 ns minimum for a 4-MHz local bus or 20.83 ns
minimum for a 6-MHz local bus).
local-memory clocks, MAL, MROMEN, MBIAEN, NMI, MRESET, and address (see Figures 10 and 11)
NO.
MIN MAX UNIT
1 Period of MBCLK1 and MBCLK2
4tM
ns
2 Pulse duration, MBCLK1/MBCLK2 high
2tM–9
ns
3 Pulse duration, MBCLK1/MBCLK2 low
2tM–9
ns
4 Hold time, MBCLK2 low after MBCLK1 high
tM–9
ns
5 Hold time, MBCLK1 high after MBCLK2 high
tM–9
ns
6 Hold time, MBCLK2 high after MBCLK1 low
tM–9
ns
7 Hold time, MBCLK1 low after MBCLK2 low
tM–9
ns
8 Setup time, address/enable on MAX0, MAX2, and MROMEN before MBCLK1 no longer high
tM–9
ns
9 Setup time, row address on MADL0–MADL7, MAXPH, and MAXPL before MBCLK1 no longer high
tM–14
ns
10 Setup time, address on MADH0–MADH7 before MBCLK1 no longer high
tM–14
ns
11 Setup time, MAL high before MBCLK1 no longer high
13
ns
12 Setup time, address on MAX0, MAX2, and MROMEN before MBCLK1 no longer low
0.5tM–9
ns
13 Setup time, column address on MADL0–MADL7, MAXPH, and MAXPL before MBCLK1 no longer low 0.5tM–9
ns
14 Setup time, status on MADH0–MADH7 before MBCLK1 no longer low
0.5tM–9
ns
120 Setup time, NMI valid before MBCLK1 low
30
ns
121 Hold time, NMI valid after MBCLK1 low
0
ns
126 Delay time, MBCLK1 no longer low to MRESET valid
0
20 ns
129 Hold time, column address/status after MBCLK1 no longer low
tM–7
ns
Reference
OSCIN
(when CLKDIV = 1)
4 Periods
8 Periods
12 Periods
16 Periods
20 Periods
OSCIN
(when CLKDIV = 0)
OSCOUT
MBCLK1†
MBCLK2†
† _{MBCLK1 and MBCLK2 have no timing relationship to OSCOUT. MBCLK1 and MBCLK2 can start on any OSCIN rising edge, depending on}
when the memory cycle starts execution.
Figure 10. Clock Waveforms After Clock Stabilization
40
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265