TI380C30A Datasheet, PDF (52/81 Pages) Texas Instruments – INTEGRATED TOKEN-RING COMMPROCESSOR AND PHYSICAL-LAYER INTERFACE

TI380C30A
INTEGRATED TOKEN-RING COMMPROCESSOR
AND PHYSICAL-LAYER INTERFACE
SPWS034 – MARCH 1998
SCS, SRSX
SRS0–SRS2
SBHE
Valid
264
265
Valid†
SRAS
256
266a
267
SIACK
272a
268
273a
SWR
272a
273a
SRD
272a
SDDIR
High
SDBEN
SRDY‡
Hi-Z
282R
282a
273a
286
279
283R
275
255
Hi-Z
259
SADH0–SADH7
SADL0–SADL7
Hi-Z
SPH, SPL§
261
260
261a
Output Data Valid
Hi-Z
† _{In 80x8x mode, SRAS can be used to strobe the values of SBHE, SRSX, SRS0–SRS2, and SCS. When used to do so, SRAS must meet}
parameter 266a; SBHE, SRS0–SRS2, and SCS must meet parameter 264. If SRAS is strapped high, parameters 266a and 264 are irrelevant
and parameter 268 must be met.
‡ _{When the TMS380C30A begins to drive SDBEN inactive, it has already latched the write data internally. Parameter 263 must be met to the}
input of the data buffers.
§ _{In 8-bit 80x8x-mode DIO reads, the SADH0–SADH7 contain don’t-care data.}
Figure 19. 80x8x DIO Read Cycle
52
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265