TI380C30A Datasheet, PDF (47/81 Pages) Texas Instruments – INTEGRATED TOKEN-RING COMMPROCESSOR AND PHYSICAL-LAYER INTERFACE

MAX0
MAX2
MROMEN
MAXPH, MAXPL
MADH0–MADH7
MADL0–MADL7
MRAS
MCAS
MW
MBEN
MDDIR
Address/
Enable
Address
TI380C30A
INTEGRATED TOKEN-RING COMMPROCESSOR
AND PHYSICAL-LAYER INTERFACE
SPWS034 – MARCH 1998
Address
ADD/STS
Data/Parity Out
58
60
63
65
64
69
67
66
70
71
72
73
Figure 14. Memory-Bus Write Cycle
• POST OFFICE BOX 655303 DALLAS, TEXAS 75265
47