8101 Datasheet, PDF (96/172 Pages) LSI Computer Systems – Gigabit Ethernet Controller

Table 4.2 Register Addresses (Cont.)
Register
Numbers
Register
Address
(REGAD[7:0]
Pins)
182–183 0b10110110–
0b10110111
184–185 0b10111000–
0b10111001
186–187 0b10111010–
0b10111011
188–189 0b10111100–
0b10111101
190–191 0b10111110–
0b10111111
192–193 0b11000000–
0b11000001
194–195 0b11000010–
0b11000011
196–197 0b11000100–
0b11000101
198–199 0b11000110–
0b11000111
200–201 0b11001000–
0b11001001
202–203 0b11001010–
0b11001011
204–205 0b11001100–
0b11001101
206–207 0b11001110–
0b11001111
208–209 0b11010000–
0b11010001
210–211 0b11010010–
0b11010011
Register Name
Counter 28 - ifInOctets
Counter 29 - ifInUcastPkts
Counter 30 - ifOutOctets
Counter 31 - ifOutUcastPkts
Counter 32 - ifOutMulticastPkts
Counter 33 - ifOutBroadcastPkts
Counter 34 - ifOutDiscards
Counter 35 - ifOutErrors
Counter 36 - dot3StatsAlignmentErrors
Reserved
Counter 38 - dot3StatsSingleCollisionFrames
Counter 39 - dot3StatsMultipleCollisionFrames
Counter 40 - dot3StatsSQETestErrors
Counter 41 - dot3StatsDeferredTransmissions
Counter 42 - dot3StatsLateCollisions
Paragraph
Number
4.3.25
4.3.25
4.3.25
4.3.25
4.3.25
4.3.25
4.3.25
4.3.25
4.3.25
4.3.25
4.3.25
4.3.25
4.3.25
4.3.25
4-8
Registers
Copyright © 2000–2001 by LSI Logic Corporation. All rights reserved.