|
8101 Datasheet, PDF (46/172 Pages) LSI Computer Systems – Gigabit Ethernet Controller | |||
|
◁ |
2.11.2 8B10B Decoder
The 8B10B decoder performs the reverse process of the 8B10B encoder.
The 8B10B decoder converts each 10-bit word back into an 8-bit byte
using the code conversion tables deï¬ned in IEEE 802.3z and shown in
Table 2.7 (in abbreviated form) and Table 2.8. The 8B10B decoder also
checks the running disparity of the incoming 10B word to insure that it is
correct.
A PCS codeword error results if the 8B10B decoder detects any of the
following:
⢠A 10B word that is not valid (does not appear in Table 2.7)
⢠An ordered set that is not valid (does not appear in Table 2.8)
⢠An error in the running disparity
Packets with PCS codeword errors are normally discarded. Refer to
Section 2.13, âPacket Discardâ for more details on discards. Clearing the
DIS_CWRD bit in âRegister 8âConï¬guration 2â" Section 4.3.9, programs
the controller to not discard a packet with PCS codeword errors.
Table 2.8 10B Deï¬ned Ordered Sets
10B Code
Symbol
/C1/
/C2/
/C/
/I1/
/I2/
/I/
Description
Link
Conï¬guration 1
Link
Conï¬guration 2
Link
Conï¬guration
Idle 1
Idle 2
Idle
10B Codes
/K28.5/1
/D21.5/
conï¬g_word1
conï¬g_word2
/K28.5/1
/D2.2/
conï¬g_word1
conï¬g_word2
Alternating
/C1/ & /C2/
/K28.5/
/D5.6/
/K28.5/
/D16.2/
/I1/ or /I2/
Begin
End
RD
RD
+ or -
ï¬ip2
+ or â
same2
â
â
+
â
â
â
â
â
2-28
Functional Description
Copyright © 2000â2001 by LSI Logic Corporation. All rights reserved.
|
▷ |