8101 Datasheet, PDF (4/172 Pages) LSI Computer Systems – Gigabit Ethernet Controller

• Chapter 3, Signal Descriptions, provides a description of the
signals used and generated by the 8101/8104 Gigabit Ethernet
Controller.
• Chapter 4, Registers, provides a description of the register
addresses and definitions.
• Chapter 5, Application Information, provides application
considerations.
• Chapter 6, Specifications, describes the specifications of the
8101/8104 Gigabit Ethernet Controller.
Abbreviations Used in This Manual
100BASE-FX
100BASE-TX
10BASE-T
4B5B
BGA
CLK
CRC
CRS
CSMA
CWRD
DA
ECL
EOF
ESD
FCS
FDX
FEF
FLP
FX
HDX
HIZ
I/G
IETF
IPG
IREF
L/T
LSB
100 Mbit/s Fiber Optic Ethernet
100 Mbit/s Twisted-Pair Ethernet
10 Mbit/s Twisted-Pair Ethernet
4-Bit 5-Bit
Ball Grid Array
Clock
Cyclic Redundancy Check
Carrier Sense
Carrier Sense Multiple Access
Codeword
Destination Address
Emitter-Coupled Logic
End of Frame
End of Stream Delimiter
Frame Check Sequence
Full-Duplex
Far End Fault
Fast Link Pulse
Fiber
Half-Duplex
High Impedance
Individual/Group
Internet Engineering Task Force
Interpacket Gap
Reference Current
Length and Type
Least Significant Bit
iv
Preface
Copyright © 2000–2001 by LSI Logic Corporation. All rights reserved.