8101 Datasheet, PDF (94/172 Pages) LSI Computer Systems – Gigabit Ethernet Controller

Table 4.2 Register Addresses (Cont.)
Register
Numbers
Register
Address
(REGAD[7:0]
Pins)
116–119 0b01110100–
0b01110111
120–123 0b01111000–
0b01111011
124–127 0b01111100–
0b01111111
128–129 0b10000000–
0b10000001
130–131 0b10000010–
0b10000011
132–133 0b10000100–
0b10000101
134–135 0b10000110–
0b10000111
136–137 0b10001000–
0b10001001
138–139 0b10001010–
0b10001011
140–141 0b10001100–
0b10001101
142–143 0b10001110–
0b10001111
144–145 0b10010000–
0b10010001
146–147 0b10010010–
0b10010011
148–149 0b10010100–
0b10010101
150–151 0b10010110–
0b10010111
Register Name
Reserved
Counter Half Full Mask 1–4
Reserved
Counter 1- etherStatsDropEvents
Counter 2 - etherStatsOctets
Counter 3 - etherStatsPkts
Counter 4 - etherStatsBroadcastPkts
Counter 5 - etherStatsMulticastPkts
Counter 6 - etherStatsCRCAlignErrors
Counter 7 - etherStatsUndersizePkts
Counter 8 - etherStatsOversizePkts
Counter 9 - etherStatsFragments
Counter 10 - etherStatsJabber
Counter 11 - etherStatsCollisions
Counter 12 - etherStatsPkts64Octets
4-6
Registers
Copyright © 2000–2001 by LSI Logic Corporation. All rights reserved.
Paragraph
Number
4.3.24
4.3.25
4.3.25
4.3.25
4.3.25
4.3.25
4.3.25
4.3.25
4.3.25
4.3.25
4.3.25
4.3.25
4.3.25