8101 Datasheet, PDF (156/172 Pages) LSI Computer Systems – Gigabit Ethernet Controller

Table 6.7 Receive 10-Bit PHY Interface Timing Characteristics
Symbol Parameter
t_{71 RBC frequency}
t_{72 RBC HIGH time}
t_{73 RBC LOW time}
t_{74 RBC skew}
t_{75 RX[0:9] setup time}
t_{76 RX[0:9] hold time}
t_{77 RBC, RX[0:9]}
rise and fall time
Limit
Min
Typ
Max
62.4937 62.5 62.5063
6.4
9.6
6.4
128
6.4
9.6
6.4
128
7.5
8.5
2.5
1.5
0.7
2.4
Unit
MHz
ns
ns
ns
ns
ns
ns
ns
ns
Conditions
During
synchronization
During
synchronization
Note: Refer to Figure 6.8 for timing diagram.
Figure 6.8 Receive 10-Bit PHY Interface Timing
RBC1
RBC0
RX[0:9]
t₇₆
t₇₅
t₇₅
t₇₄
t₇₆
t₇₁
t₇₂
t₇₃
t₇₁
t₇₂
t₇₃
t₇₇
t₇₇
t₇₇
t₇₇
t₇₇
6-12
Specifications
Copyright © 2000–2001 by LSI Logic Corporation. All rights reserved.