English
Language : 

IC61C6416 Datasheet, PDF (38/80 Pages) Integrated Circuit Solution Inc – 64K X 16 HIGH-SPEED CMOS STATIC RAM
HYB18T256324F–[16/20/22]
256-Mbit DDR SGRAM
Functional Description
3.7.2 Write - Basic Sequence

#, +
#,+
#O M

72



.$
$% 3
$% 3

$% 3

$% 3

$% 3

$% 3

$% 3
!D DR
"#
7$ 1 3
$1
7,  
$ $ $ $
7$ 1 3
$1
7, 
$ $ $ $
#O M

72
!D DR
"#
.$
./ 0
./ 0
./ 0
./ 0
./ 0
./0
./0
7,  
$1
$ $ $ $
7$ 1 3
7, 
$1
$ $ $ $
"#" A NK # OLUM NA D DRE SS
72 7 2)4 %
./ 0. O/PE RA TION
$% 3 $ ES ELEC T
.0 . / 0OR$ %3
#O M # OM MAN D
!D DR!D D RE SS" #
$ $A TA TO " #
7, 7 RITE, A TE NC Y
$O N gT#A RE
Figure 21 Write Burst Basic Sequence
1. Shown with nominal value of tDQSS.
2. WDQS can only transition when data is applied at the chip input and during pre- and postambles.
3. When NOPs are applied on the command bus, the WDQS and the DQ busses remain stable High.
4. When DESs are applied on the command bus, the status of the WDQS and DQ busses is unknown.
Data Sheet
38
Rev. 1.11, 04-2005
10292004-DOXT-FS0U