IC61C6416 Datasheet, PDF(31/80 Page) Integrated Circuit Solution Inc – 64K X 16 HIGH-SPEED CMOS STATIC RAM

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

IC61C6416 Datasheet, PDF (31/80 Pages) Integrated Circuit Solution Inc – 64K X 16 HIGH-SPEED CMOS STATIC RAM

◁

HYB18T256324Fâ[16/20/22]

256-Mbit DDR SGRAM

Functional Description

3.5

Mode Register Set Command (MRS)

#, +

#, +

#+ %

#3

2!3

#!3

The mode register stores the data for controlling the

operating modes of the memory. It programs read

latency, test mode, DLL Reset and the value of the

write latency. There is no default value for the mode

register; therefore it must be written after power up to

operate the GDDR3 Graphics RAM. During a Mode

Register Set command the address inputs are sampled

and stored in the mode register.

tMRD must be met before any command can be issued

to the Graphics SDRAM. The Mode Register contents

can only be set or changed when the Graphics SDRAM

is in idle state.

7%

! !

#/ $

"!

"!

Figure 14

#/ $# O DETO B ELOA DED INTO

TH ERE GIS TE R

$O NgT# A RE

Mode Register Set Command

"! "! ! ! ! ! ! ! ! ! ! ! ! !

7,

$,, 4- 2EAD,ATENCY "4

",

7RITE,ATENCY

!! !

ALLOTHERS

7,

2&5

4ESTMODE

! MODE

.ORMAL

4ESTMODE

"!URST,!ENG TH!! ",

ALLOTHERS 2&5

$,,2ESET

!

.O

9ES

2EAD,ATENCY

! ! ! ,ATENCY

"URST4YPE

! "4

2&5

SEQUENTIAL

2&5

ALLOTHERS 2&5

Figure 15 Mode Register Bitmap

Note: The DLL Reset command is self-clearing

Data Sheet

31

Rev. 1.11, 04-2005

10292004-DOXT-FS0U

▷