|
EP2C20F256C8N Datasheet, PDF (85/470 Pages) Altera Corporation – Cyclone II Device Handbook, Volume 1 | |||
|
◁ |
Cyclone II Architecture
Figure 2â29. EP2C15, EP2C20, EP2C35, EP2C50 & EP2C70 I/O Banks
I/O Banks 3 & 4 Also Support
the SSTL-18 Class II,
HSTL-18 Class II, & HSTL-15
Class II I/O Standards
Notes (1), (2)
I/O Bank 3
I/O Bank 4
I/O Bank 2
I/O Banks 1 & 2 Also
Support the 3.3-V PCI
& PCI-X I/O Standards
I/O Bank 1
Individual
Power Bus
All I/O Banks Support
â 3.3-V LVTTL/LVCMOS
â 2.5-V LVTTL/LVCMOS
â 1.8-V LVTTL/LVCMOS
â 1.5-V LVCMOS
â LVDS
â RSDS
â mini-LVDS
â LVPECL (3)
â SSTL-2 Class I and II
â SSTL-18 Class I
â HSTL-18 Class I
â HSTL-15 Class I
â Differential SSTL-2 (4)
â Differential SSTL-18 (4)
â Differential HSTL-18 (5)
â Differential HSTL-15 (5)
I/O Bank 5
I/O Banks 5 & 6 Also
Support the 3.3-V PCI
& PCI-X I/O Standards
I/O Bank 6
Regular I/O Block
Bank 8
Regular I/O Block
Bank 7
I/O Banks 7 & 8 Also Support
the SSTL-18 Class II,
HSTL-18 Class II, & HSTL-15
Class II I/O Standards
Notes to Figure 2â29:
(1) This is a top view of the silicon die.
(2) This is a graphic representation only. Refer to the pin list and the Quartus II software for exact pin locations.
(3) The LVPECL I/O standard is only supported on clock input pins. This I/O standard is not supported on output
pins.
(4) The differential SSTL-18 and SSTL-2 I/O standards are only supported on clock input pins and PLL output clock
pins.
(5) The differential 1.8-V and 1.5-V HSTL I/O standards are only supported on clock input pins and PLL output clock
pins.
Each I/O bank has its own VCCIO pins. A single device can support
1.5-V, 1.8-V, 2.5-V, and 3.3-V interfaces; each individual bank can support
a different standard with different I/O voltages. Each bank also has
dual-purpose VREF pins to support any one of the voltage-referenced
Altera Corporation
February 2007
2â59
Cyclone II Device Handbook, Volume 1
|
▷ |