EP2C20F256C8N Datasheet, PDF (414/470 Pages) Altera Corporation – Cyclone II Device Handbook, Volume 1

JTAG Configuration
f
1 The Quartus II software sets the Cyclone II device nCEO pin as
an output pin driving to ground by default. If the nCEO pin
inputs to the next device’s nCE pin, make sure that the nCEO pin
is not used as a user I/O pin after configuration.
Other Altera devices that have JTAG support can be placed in the same
JTAG chain for device programming and configuration.
For more information on configuring multiple Altera devices in the same
configuration chain, see the Configuring Mixed Altera FPGA Chains
chapter in the Configuration Handbook.
f
Jam STAPL
Jam STAPL, JEDEC standard JESD-71, is a standard file format for in-
system programmability (ISP). Jam STAPL supports programming or
configuration of programmable devices and testing of electronic systems
using the IEEE 1149.1 JTAG interface. Jam STAPL is a freely licensed open
standard. The Jam player provides an interface for manipulating the IEEE
Std. 1149.1 JTAG TAP state machine.
For more information on JTAG and Jam STAPL in embedded
environments, see AN 122: Using Jam STAPL for ISP & ICR via an
Embedded Processor. To download the Jam player, go to the Altera web
site (www.altera.com).
f
Configuring Cyclone II FPGAs with JRunner
JRunner is a software driver that allows you to configure Cyclone II
devices through the ByteBlaster II or ByteBlasterMV cables in JTAG
mode. The programming input file supported is in .rbf format. JRunner
also requires a Chain Description File (.cdf) generated by the Quartus II
software. JRunner is targeted for embedded JTAG configuration. The
source code has been developed for the Windows NT operating system
(OS). You can customize the code to make it run on your embedded
platform.
1
The RBF file used by the JRunner software driver can not be a
compressed RBF file because JRunner uses JTAG-based
configuration. During JTAG-based configuration, the real-time
decompression feature is not available.
For more information on the JRunner software driver, see JRunner
Software Driver: An Embedded Solution for PLD JTAG Configuration and the
source files on the Altera web site.
13–60
Cyclone II Device Handbook, Volume 1
Altera Corporation
February 2007